Abstract

The packet loss and packet delay are the measure performance parameter for evaluating the network topologies in Interconnection Network design. This paper, evaluates the performance of packet loss on two different interconnection networks, Mesh and Torus, with source routing. But here the main emphasis is on the packet transmission delay on both networks. The simulation framework designed and simulated for these networks using NS2 and evaluates the
latency in both networks and results shown in the paper. The results analyzed, which are useful for designing the interconnection networks.

References

- Zhu Ding, "Adaptive Hybrid Switching Technique for Parallel Computing System", 2000
- J. Xu, W. Wolf, J. Henkel, and S. Chakradhar, "A design methodology for
application-specific networks-on-chip,


- Lalit Kishore Arora, Rajkumar, &quot;Simulation and Analysis of Packet loss in Mesh Interconnection Networks,&quot; IJCA Proceedings on Development of Reliable Information Systems, Techniques and Related Issues (DRISTI 2012), DRISTI(1):35 - 38, April 2012. Published by Foundation of Computer Science, New York, USA.

- Saad Mubeen, &quot;Evaluation of source routing for mesh topology network on chip platforms,&quot; Master of Science Thesis, 2009.

Index Terms

Computer Science  Networks

Keywords

Mesh Topology  Torus Topology  Interconnection Networks  Source Routing  Latency