Abstract

The Binary logic circuits design is limited by the requirement of number of interconnections which increases the chip area with increase in logic. Multi valued logic designs are gaining importance form that perspective. Adders are one of the important part of the processing element and hence it has a focus of research. Therefore design of adders using multi valued logic can prove to be very useful. Thus there is a need to design a optimal adder. In this paper we review Quaternary Adders circuit. The proposed adders are to be design in Multi-Valued
Voltage Mode Logic and investigate the effect of one parameter on another. Optimized adders will be designed, analyzed and proposed for multi-valued logic arithmetic unit design which will achieve the practical ranges of parameters of circuit.

References

- Elean Dubrova, "Multiple-Valued Logic in VLSI: Challenges and Opportunities" Computer 21,4,(1988),28-42

2 / 3
of multiple-valued logic voltage-mode adder"., Proceedings of the 2001 IEEE International
Symposium on Circuits and Systems (ISCAS 2001), Sydney, Australia, pp. 162-165 May 6-9,
- Ricardo Cunha, "Quaternary lookup tables using voltage mode CMOS logic
design"., ISMVL 2007, 37th International Symposium on Multiple-Valued Logic, pp. 56- 56,
- Hirokatsu Shirahama and Takahiro Hanyu, "Design of High-Performance
Quaternary Adders Based on Output- Generator Sharing"., Proceedings of the 38th
- Dakhole P. K., Wakde D. G. "Multi-Digit Quaternary Adder on Programmable
Device : Design & Verification"., International Conference on Electronic Design, Penang,
Malaysia, December 1-3, 2008.
- Satyendra R. Datla et. al, "Quaternary Addition Circuits Based on SUSLOC
Voltage-Mode Cells and Modeling with System Verilog"., 39th International Symposium on
Multiple-Valued Logic, IEEE, 2009.
- Vasundara Patel K. S. , K. S. Gurumurthy, "Multi-valued Logic Addition and
Multiplication in Galois Field"., International Conference on Advances in Computing,
- Vasundara Patel K. S. , K. S. Gurumurthy, "Design of High Performance
Quaternary Adders"; 2011 IEEE International Conference on Multiple-Valued Logic.
- Hirokatsu Shirahama and Takahiro Hanyu et. al, "Design of a Processing Element
Based on Quaternary Differential Logic for a Multi-Core SIMD Processor".; 2007
International Symposium on Multiple-Valued Logic.
- Hirokatsu Shirahama and Takahiro Hanyu et. al, "Design of a Processing Element
Based on Quaternary Differential Logic for a Multi-Core SIMD Processor".; ISMVL,

Index Terms

Computer Science

Vlsi

Keywords

Voltage Mode Multiple-valued Logic  Quaternary Logic