Abstract

NoC is efficient on-chip communication architecture for SoC architectures. It enables integration of a large number of computational and storage blocks on a single chip. NoCs have tackled the SoCs many disadvantages and are structured, reusable, scalable, and have high performance. Lots of topologies have been proposed for NoCs. Among these topologies, mesh topology has gained more consideration by designers due to its simplicity. A 2D-mesh topology is one of the most frequently mentioned topologies for an NoC design due to its natural layout mapping onto an SoC. Thus, the 2D mesh network on chip (NoC) is a popular NoC topology because of network scalability and the use of a simple routing algorithm. In this paper, we compare popular mesh with the other NoC topologies in terms of different performance
metrics such as, latency, power consumption, and power/throughput ratio under different routing algorithms.

References

- NIRGAM Manual: A Simulator for NoC Interconnect Routing and application Modeling Version 1.1
- Lalit Kishore Arora, et. al., "Performance Evaluation of mesh with source routing for..."
- Pan Hao, et. al. "Comparison of 2D MESH Routing Algorithm in NoC." IEEE 2011

**Index Terms**

Computer Science

Networks

**Keywords**

Noc  Mesh Topology  Routing Algorithm  Latency  Throughput