CFP last date
20 May 2024
Reseach Article

High Performance Architecture for LILI-II Stream Cipher

by N. B. Hulle, R. D. Kharadkar, S. S. Dorle
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 107 - Number 13
Year of Publication: 2014
Authors: N. B. Hulle, R. D. Kharadkar, S. S. Dorle
10.5120/18810-0378

N. B. Hulle, R. D. Kharadkar, S. S. Dorle . High Performance Architecture for LILI-II Stream Cipher. International Journal of Computer Applications. 107, 13 ( December 2014), 10-13. DOI=10.5120/18810-0378

@article{ 10.5120/18810-0378,
author = { N. B. Hulle, R. D. Kharadkar, S. S. Dorle },
title = { High Performance Architecture for LILI-II Stream Cipher },
journal = { International Journal of Computer Applications },
issue_date = { December 2014 },
volume = { 107 },
number = { 13 },
month = { December },
year = { 2014 },
issn = { 0975-8887 },
pages = { 10-13 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume107/number13/18810-0378/ },
doi = { 10.5120/18810-0378 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T22:40:57.384880+05:30
%A N. B. Hulle
%A R. D. Kharadkar
%A S. S. Dorle
%T High Performance Architecture for LILI-II Stream Cipher
%J International Journal of Computer Applications
%@ 0975-8887
%V 107
%N 13
%P 10-13
%D 2014
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Proposed work presents high performance architecture for LILI-II stream cipher. This cipher uses 128 bit key and 128 bit IV for initialization of two LFSR. Proposed architecture uses single clock for both LFSRs, so this architecture will be useful in high speed communication applications. Presented architecture uses four bit shifting of LFSRD in single clock cycle without losing any data items from function FC. Proposed architecture is coded by using VHDL language with CAD tool Xilinx ISE Design Suite 13. 2 and targeted hardware is Xilinx Virtex5 FPGA having device xc4vlx60, with package ff1148. Proposed architecture achieved throughput of 224. 7 Mbps at 224. 7 MHz frequency.

References
  1. Noman, A. Al, Sidek, R. M. , & Ramli, A. R. , "Hardware Implementation of RC4A Stream Cipher", International Journal of Cryptology Research,2009, 1(2), 225–233.
  2. Galanis, M. , Kitsos, P. , Kostopoulos, G. , Sklavos, N. , & Goutis, C. , "Comparison of the Hardware Implementation of Stream Ciphers", The International Arab Journal of Information Technology, 2005, 2(4), 267–274.
  3. Philippe Leglise, Francois-Xavier Standaert, Gael Rouvroy, Jean- Jacques Quisquater, "Efficient Implementation of Recent Stream Ciphers on Reconfigurable Hardware Devices", In Proc. of the 26th Symposium on Information Theory in the Benelux, May 19th-May 20th, 2005, Brussels, Belgium.
  4. A. Clark, E. Dawson, J. Fuller, J. Golic, H-J. Lee, William Millan, S-J. Moon, and L. Simpson, "The LILI-128 keystream generator", In Selected Areas in Cryptography—SAC 2000, volume 2012 of Lecture Notes in Computer Science. Springer-Verlag, 2000.
  5. Clark, Andrew J. and Fuller, Joanne E. and Golic, Jovan Dj and Dawson, Edward P. and Lee, H-J and Millan, William L. and Moon, Sang-Jae and Simpson, L. R. , "The LILI-II Keystream Generator", In Information Security and Privacy, 2002, pp. 25–39.
  6. Kitsos, P. , Sklavos, N. , & Koufopavlou, O. "A High-Speed Hardware Implementation of the LILI-II Keystream Generator", In 5th International Symposium on Communications Systems, Networks & Digital Signal Processing , 2006, pp. 6–9.
  7. Kircanski, A. , & Youssef, A. M. , "On the Sliding Property of SNOW 3G and SNOW 2. 0", In SAS 2012, LNCS 7707, 2013, Springer-Verlag (Vol. 5, pp. 119–134).
  8. ETSI/SAGE: 'Document 2: Specification of the 3GPP Confidentiality and Integrity Algorithms 128-EEA3 & 128-EUA3: ZUC specification', Version 1. 4, 2010. H. Englund and T. Johnson, "A New Distinguisher for Clock Controlled Stream Ciphers", Fast Software Encryption 2005, LNCS Vol 3557, pages 181-195, Springer, 2005.
Index Terms

Computer Science
Information Sciences

Keywords

LILI Stream cipher clock controlled FPGA LFSR.