Reconfigurable FFT System on Chip (SOC)

Print
International Journal of Computer Applications
© 2010 by IJCA Journal
Number 5 - Article 8
Year of Publication: 2010
Authors:
G. Venkataramana Sagar
Dr. K. Srinivasa Rao
10.5120/1575-2107

Venkataramana G Sagar and Dr. Srinivasa K Rao. Article:Reconfigurable FFT System on Chip (SOC). International Journal of Computer Applications 11(5):35–38, December 2010. Published By Foundation of Computer Science. BibTeX

@article{key:article,
	author = {G. Venkataramana Sagar and Dr. K. Srinivasa Rao},
	title = {Article:Reconfigurable FFT System on Chip (SOC)},
	journal = {International Journal of Computer Applications},
	year = {2010},
	volume = {11},
	number = {5},
	pages = {35--38},
	month = {December},
	note = {Published By Foundation of Computer Science}
}

Abstract

With onset of paradigms of System On Chip (SOC) to design a module for real time applications or voice codec’s, The SOC’s have different requirements for operands precision we propose a reusable FFT [2] using reconfigurable multiplier [6]. How ever, the FFT perform either combining N and N/2 bit multiplications in the same N bit tree multiplier. The key challenges in designing a reusable FFT are to limit the impact of flexibility on power operations that are needed for FFT butterfly to perform better than a conventional, dedicated FFT butterfly.

Reference

  • J. W. Cooley and J. W. Tukey, “An Algorithm for the Machine Calculation ofComplex Fourier Series,” Math. Compute, vol. 19, pp. 297–301, 1965.
  • T. painter and A. spanias, “perceptual coding of digital audio” proc. of IEEE,vol.88, no. 4, pp. 451-513, Apr,2000.
  • M. Sjalander, “Efficient Reconfigurable Multipliers Based on the Twin-Precision Technique,” Licentiate of Engineering Thesis, Chalmers University of Technology, 2006.
  • Leonardo L.de Oliveira, Eduardo. C.Sergio B. Array Hybrid Multiplier Versus Modified Booth Multiplier: Comparing Area and Power Consumption of Layout Implemen-tations of Signed Radix-4 Architectures.
  • M. Sjalander, H. Eriksson, and P.Larsson-Edefors, “An Efficient Twin-Precision Multiplier,” in IEEE International Conferenc on Computer Design, 2004, pp.507–510.
  • M. Brinck and K. Eklund, “A Flexible FFT/DCT Engine Using the Twin-Precision Technique,” Master’s thesis, Chalmers University of Technology, 2006.
  • Matlab version 7.1.
  • Modelsim SE PLUS 6i.
  • Design Compiler Users Guide Version 2004.12.
  • PrimeTime Users Guide X-2005.06.
  • PrimePowerManualW-2004.12.
  • David J.Defatta, Joseph G.Lucas, William S. Hodgkiss., Digital Signal Processing A System Design Approach, WI INC
  • Stefan Brown, Zvonko vranesic., Fundamentals of digital logic with VHDL design, Mc Graw-Hill.