CFP last date
20 May 2024
Call for Paper
June Edition
IJCA solicits high quality original research papers for the upcoming June edition of the journal. The last date of research paper submission is 20 May 2024

Submit your paper
Know more
The week's pick
Responsive image
Enhancing Privacy Preservation: Multi-Attribute Protection with P-Sensitive K-Anonymity

Twinkle Patel Kiran Amin
Random Articles
Reseach Article

Design and Analysis of CMOS Thermometer Current Steering DAC to Remove Non-Linearity

by Neha Gulati, Vemu Sulochana
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 118 - Number 17
Year of Publication: 2015
Authors: Neha Gulati, Vemu Sulochana
10.5120/20839-3570

Neha Gulati, Vemu Sulochana . Design and Analysis of CMOS Thermometer Current Steering DAC to Remove Non-Linearity. International Journal of Computer Applications. 118, 17 ( May 2015), 33-36. DOI=10.5120/20839-3570

@article{ 10.5120/20839-3570,
author = { Neha Gulati, Vemu Sulochana },
title = { Design and Analysis of CMOS Thermometer Current Steering DAC to Remove Non-Linearity },
journal = { International Journal of Computer Applications },
issue_date = { May 2015 },
volume = { 118 },
number = { 17 },
month = { May },
year = { 2015 },
issn = { 0975-8887 },
pages = { 33-36 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume118/number17/20839-3570/ },
doi = { 10.5120/20839-3570 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T23:02:00.064026+05:30
%A Neha Gulati
%A Vemu Sulochana
%T Design and Analysis of CMOS Thermometer Current Steering DAC to Remove Non-Linearity
%J International Journal of Computer Applications
%@ 0975-8887
%V 118
%N 17
%P 33-36
%D 2015
%I Foundation of Computer Science (FCS), NY, USA
Abstract

The Current Steering Data Converter with Thermometer technique is designed and analyzed utilizing 180nm technology in Cadence Virtuoso Simulation tool along with power supply of 1. 8 V. Implementation of DAC is accomplished in such a manner that the output results subsume less non-linearities and less glitches. A novel design is proposed to ameliorate the differential non-linearities and glitches occur in the data converter to a great extent. Layout of proposed DAC is designed and realized under Cadence Assura Tool with Design Rule Check and Layout Versus Schematic. The INL is calculated with resultant values 0. 256LSB.

References
  1. Irfansyah, A. N, Lehmann, T. , Jenkins, J. , Hamilton, T. J. , "Analysis and design considerations of systematic nonlinearity for sigma-delta current-steering DAC," IEEE Conference TENCON Spring,2013 , vol. no. 111, pp. 17-19 April 2013.
  2. Yonghua Cong, "Formulation of INL and DNL yield estimation in current-steering D/A converters," Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on , vol. 3, no. , pp. III-149,III-152 vol. 3, 2002 doi: 10. 1109/ISCAS. 2002. 1010182
  3. Xueqing Li, Qi Wei, "Code-independent output impedance: A new approach to increasing the linearity of current-steering DACs," 18th IEEE International Conference on Electronics, Circuits and Systems (ICECS) 2011,, vol. , no. 11, pp. 216,219, Dec. 2011 doi:10. 1109/ICECS 2011. 6122252.
  4. Robert, J. ; Temes, "A 16-bit low-voltage CMOS A/D converter," Solid-State Circuits, IEEE Journal of , vol. 22, no. 2, pp. 157,163, Apr 1987 doi: 10. 1109/JSSC. 1987. 1052697
  5. Sarkar, S. Banerjee, "An 8-bit 1. 8 V 500 MSPS CMOS Segmented Current Steering DAC," IEEE Computer Society Annual Symposium on VLSI, 2009, vol. no. , 13 pp. 268,273, May2009.
  6. Myderrizi I. , Zeki, "Current-Steering Digital-to-Analog Converters: Functional Specifications, Design Basics, and Behavioral Modeling," IEEE Antennas and Propagation Magazine , vol. 52, no. 4, pp. 197,208, Aug. 2010.
  7. Yannan Ren, Fule Li, Chun Zhang, Zhihua Wang, "A 400MS/s 10-bit current-steering D/A converter," International Conference on Communications, Circuits and Systems, 2009. ICCCAS 2009 , vol. , no. 536, pp. 23-25 July 2009.
  8. Sackinger, Walter, "A high-swing, high-impedance MOS cascode circuit," Solid-State Circuits, IEEE Journal of , vol. 25, no. 1, pp. 289,298, Feb 1990 doi: 10. 1109/4. 50316
  9. Chi-Hung Lin; Bult, K. , "A 10-b, 500-MSample/s CMOS DAC in 0. 6 mm2," Solid-State Circuits, IEEE Journal of , vol. 33, no. 12, pp. 1948,1958, Dec 1998 doi: 10. 1109/4. 735535.
  10. Benamrane, I. , Savaria, Y. , "Design techniques for high speed current steering DACs," . IEEE Northeast Workshop on Circuits and Systems, 2007. NEWCAS 2007 , vol. , no. 1485, pp. 5-8 Aug. 2007 doi: 10. 1109/NEWCAS. 2007. 4488028.
Index Terms

Computer Science
Information Sciences

Keywords

INL Thermometer Current Steering DAC Segmented DAC

Powered by PhDFocusTM