CFP last date
20 June 2024
Reseach Article

Test Scheduling of Stacked 3D SoCs with Thermal Aware Considerations

by Indira Rawat, M. K. Gupta, Virendra Singh
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 120 - Number 7
Year of Publication: 2015
Authors: Indira Rawat, M. K. Gupta, Virendra Singh

Indira Rawat, M. K. Gupta, Virendra Singh . Test Scheduling of Stacked 3D SoCs with Thermal Aware Considerations. International Journal of Computer Applications. 120, 7 ( June 2015), 28-35. DOI=10.5120/21241-4021

@article{ 10.5120/21241-4021,
author = { Indira Rawat, M. K. Gupta, Virendra Singh },
title = { Test Scheduling of Stacked 3D SoCs with Thermal Aware Considerations },
journal = { International Journal of Computer Applications },
issue_date = { June 2015 },
volume = { 120 },
number = { 7 },
month = { June },
year = { 2015 },
issn = { 0975-8887 },
pages = { 28-35 },
numpages = {9},
url = { },
doi = { 10.5120/21241-4021 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
%0 Journal Article
%1 2024-02-06T23:05:37.645355+05:30
%A Indira Rawat
%A M. K. Gupta
%A Virendra Singh
%T Test Scheduling of Stacked 3D SoCs with Thermal Aware Considerations
%J International Journal of Computer Applications
%@ 0975-8887
%V 120
%N 7
%P 28-35
%D 2015
%I Foundation of Computer Science (FCS), NY, USA

Today's electronic designs have become prone to errors and defects due to the ever increasing complexity and compactions. This has resulted into imparting of much more importance to VLSI testing. Testing is mandatory and has to be performed on each manufactured product. Low cost and good defect coverage are the basic goals of testing, which are again determined by fault models, test volume and time. Time depends on how the tests are scheduled. Test scheduling has therefore become an important area of research. The work here is devoted to test scheduling of 3D SoCs taking into account the severe challenge it faces for its adoption i. e. the thermal management problem. 3D technology fulfils the demand of faster and compact design but there is a sharp rise in power density in such arrangement. Due to vertical stacking in 3D technology, there is a sharp rise in temperature especially for the layers far from heat sink. Consequently formation of hotspots may occur which may lead to device failure. Testing dissipates more power than the functional power because of the high switching activity that takes place during testing. All this requires thermal aware based test scheduling so that temperature does not rise above limits. The method presented here involves a thermal aware test scheduling for a 3D Soc built up using floorplan of benchmark circuit d695 and few other examples. The modeling of 3D structure is done using resistors and explores conductance mode of heat transfer. The method has been compared with sequential test scheduling since no other work on similar lines is available to the best of knowledge of authors. The method shows a marked reduction in temperature rise and consequent elimination of hotspot formation.

  1. Huang, W. , Ghosh, S. , Velusamy, S. , Sankaranarayanan, K. , Skadron,K. and Stan, M. R. 2000. Hotspot: A Compact Thermal Modeling Methodology for Early-Stage VLSI Design. In IEEE Transactions on VeryLarge Scale Integration (VLSI) Systems, 14(5): pp 501–513.
  2. Pedram, M. and Nazarian, S. 2006. Thermal Modeling, Analysis and Management in VLSI circuits; Principles and Methods. In Proc. IEEE, vol. 94, issue 8, pp 1487-1501.
  3. Yao, C. , Saluja, K. K. and Ramanathan, 2011. Test Scheduling for Deep Submicron Technologies. In International Conference on VLSI Design.
  4. Chakrabarty, K. 2000. Test Scheduling for core based systems using Mixed Integer Linear programming. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ,vol. 19, Issue 10, pp 1163-1174.
  5. Zou,W. , Reddy, S. M. ,. Pombenz, I. and Huang, Y. 2003. SoC Test Scheduling using Simulated Annealing. In Proc. IEEE VLSI Test symposium. pp 325-330.
  6. Koranne, S. and V. Iyengar,V. 2002. On the use of k-tuples for SoC Test Schedule representation. In Proc. ITC pp 539-548.
  7. Dasilva, F. , Zorian Y. et. al. 2003. Overview of IEEE P1500 Standard. In Proc. IEEE International Test Conference , pp 988-997.
  8. Early, J. 1960. Speed, Power and Component Density in Multielement High Speed Logic System. In Proc. IEEE International Solid State Circuits Conf, pp 78-79.
  9. Bakir, M. S. , King, C. et al. 2008. 3D Heterogeneous Integrated Systems: Liquid Cooling, Power Delivery and Implementation. In IEEE Custom Integrated Circuits Conf, (CICC) , pp 663-670.
  10. Kleiner, M. B. , Kuhn, S. A. , Ramm P. and Weber, W. 1995. Thermal Analysis of Vertically Integrated Circuits. In Proc. IEDM , pp 487-490.
  11. He, Z. , Peng, Z and Eles P. 2007. A Heuristic for Thermal safe SoC Test Scheduling. IEEE International Test Conf, pp 1-10.
  12. Millican, S and Saluja, K. K. 2012. Linear Programming Formulations for Thermal Aware Test Scheduling of 3D Stacked Integrated Circuits. In 21st IEEE Asian Test Symposium pp 37-42.
  13. Millican, S. and Saluja K. K. 2015. Optimal Test Scheduling of Stacked circuits Under Various Hardware and Power Constraints. Iin 28th International Conference on VLSI Design and 14th International Conference on Embedded Systems, pp. 487-492.
  14. Banerjee, K. , Souri, S. L. , Kapur P. and Saraswat, K. C. 2001. 3D ICs: A novel chip design for improving deep submicrometer interconnect performance and system on chip integration. Proc. IEEE, 89(5), pp 602-633.
  15. Souri, S. L. , Banerjee,K. , Mehrotra A. , and Saraswat, K. C. 2000. Multiple Si layer ICs: Motivation, performance analysis and design implications. In 37th ACM design Automation Conference, pp 873-880.
  16. The International Technology Roadmap for Semiconductors (ITRS) 1999.
  17. Skadron, K. , Abdelzaher, T. and Stan, M. 2002. Control Theoretic and Thermal RC Modeling for Accurate and Localised Dynamic Thermal management. Proc. 8th IEEE Symposium on High Performance Computer Architecture, pp 17-28.
  18. Hussin, F. A. , Edison, T. et. Al. 2010. Red SOCs 3D: Thermal –safe Test Scheduling for 3D-stacked SOC. In Proc. Asia-pacific conference on circuits and systems(APCCAS 2010) pp 264-267.
  19. Goplen B. and Sapatnekar, S. 2005. Thermal Via Placement in 3D ICs. In Proc. Intl. Symp. on physical design, pp 167- 174.
  20. Blomberg, T. 1996. Heat conduction in two and three dimensions. Report TVBH .
  21. Skadron, K. Stan, M. R. , Huang, W. , Velusamy, S. , Sankaranarayanan, K. and Tarjan, D. 2003. Temperature-aware microarchitecture. Proc. Intl. Symp. on Computer Architecture (ISCA), pages 2–13.
  22. Rawat, I. Gupta M. K. and Singh, V. 2012 . Scheduling Tests for 3D SoCs with thermal Constraints. In Proc. 10th IEEE EWDTS.
  23. Marinisen, E. J. , Iyenger, V. and Chakrabarty,K. 2002. A set of benchmarks for modular Testing of SoCs. In Proc. ITC.
Index Terms

Computer Science
Information Sciences


Thermal awareness hotspots 3D SoCs.