CFP last date
20 March 2024
Reseach Article

Performance Analysis of High Speed Domino CMOS Logic Circuits

by Vijay Singh Rathor, Saurabh Khandelwalb, Shyam Akashe
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 99 - Number 5
Year of Publication: 2014
Authors: Vijay Singh Rathor, Saurabh Khandelwalb, Shyam Akashe
10.5120/17371-7905

Vijay Singh Rathor, Saurabh Khandelwalb, Shyam Akashe . Performance Analysis of High Speed Domino CMOS Logic Circuits. International Journal of Computer Applications. 99, 5 ( August 2014), 23-28. DOI=10.5120/17371-7905

@article{ 10.5120/17371-7905,
author = { Vijay Singh Rathor, Saurabh Khandelwalb, Shyam Akashe },
title = { Performance Analysis of High Speed Domino CMOS Logic Circuits },
journal = { International Journal of Computer Applications },
issue_date = { August 2014 },
volume = { 99 },
number = { 5 },
month = { August },
year = { 2014 },
issn = { 0975-8887 },
pages = { 23-28 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume99/number5/17371-7905/ },
doi = { 10.5120/17371-7905 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T22:27:25.299570+05:30
%A Vijay Singh Rathor
%A Saurabh Khandelwalb
%A Shyam Akashe
%T Performance Analysis of High Speed Domino CMOS Logic Circuits
%J International Journal of Computer Applications
%@ 0975-8887
%V 99
%N 5
%P 23-28
%D 2014
%I Foundation of Computer Science (FCS), NY, USA
Abstract

As the demand of low power high performance arithmetic circuits multiplies, during this paper, we aim to introduce a style of latest MT-CMOS domino logic and FTL dynamic logic technique to style adder circuit. The MT-MOS transistors cut back the facility dissipation by minimizing sub threshold run current in the introduced domino logic circuits. The MT-NMOS semiconductor connected in discharging path of output electrical converter may be applied for pipeline structure to scale back the facility consumptions and increase fan-out. Dynamic logic vogue CMOS circuit is employed to enhance the speed and cut back the world of style by decreasing the device count. The introduced FTL dynamic logic circuit improves the performance by evaluating the computational blocks partially before its input signals are formalized and then rapidly perform a final evaluation as soon as the inputs arrive. This dynamic logic formation is like minded for an arithmetic circuit wherever the important path s created of an outsized cascade of inverting gates is created. The mixture of MT-CMOS and dynamic logic circuit provides high fan-out, high change frequencies with each lower delay and dynamic power consumption. The simulation results of those projected low power high performance circuits provide 75% power reduction, three times redoubled high speed operation and active space reduction, whereas revealing lower sensitivity to power provide, temperature, electrical phenomenon load and method variations than the dynamic domino CMOS technologies.

References
  1. Saeid and Juan, "Fast Feed through Logic: A High Performance Logic Family for GaAs", IEEE Trans. vol. 51, pp. 2189 – 2203, Nov. 2004.
  2. Victor, Nelson, Saeid and Mike, "Power Arithmetic Circuits in Feedthrough Dynamic CMOS Logic" in IEEE Trans. Vol. 1, pp. 709-712, Aug. 2006.
  3. Wang, Huang and Cheng, "A Low Power High-Speed 8-Bit Pipelining CLA Design Using Dual-Vt Domino Logic", IEEE Trans. Vol. 47, pp. 133-135, Feb. 2000.
  4. Wang, Huang and Cheng, "A Low Power High-Speed 8-Bit Pipelining CLA Design Using Dual-Vt Domino Logic", IEEE Trans. VLSI Syst. , vol. 16, pp. 594-598, May. 2008.
  5. J. T. Kao and A. P. Chandrakasan, "Dual Vt -techniques for low-power digital circuits", IEEE J. Solid-State Circuits, vol. 35, pp. 1009-1018, July 2000.
  6. S. Kao, R. Zlatanovici and B. Nikolic, "A 240 ps 64 b carrylookahead adder in 90-nm CMOS", in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 1735–1744, Feb. 2006.
  7. Liu, Zhiyu; Volkan Kursun,"Sleep switch dual threshold voltage domino logic with reduced subthreshold and gate oxide leakage current"IEEE Microelectronics Journal, vol. 37, pp. 323, Mar. 2006.
  8. Choi, Dinesh and Roy, "Dynamic noise model to high speed circuit design" IEEE Microelectronics, vol. 23, pp. 65-70, Jan. 2002.
  9. Wang, Wu and Tsai, "A 1. 0 GHz 64-bit high-speed comparators using ANT dynamic logic with two-phase clocking", IEEE Proc. Computer Digit, vol. 145, pp. 433-436, Nov. 1998.
  10. M. H. Anis, M. W. Allam, and M. I. Elmasry, "Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 10, no. 2 , pp. 71 –78, Apr 2002.
  11. A. Alvandpour, R. Krishnamurthy, K. Sourrty, and S. Y. Borkar, "A sub-130-nm conditional-keeper technique", IEEE Journal of Solid State Circuits, vol. 37, pp. 633-638, May 2002.
  12. K. Roy, S. Mukhopadhyay and H. Mahmoodi, "Leakage Tolerant Mechanisms and Leakage Reduction Techniques in Deep-Submicron CMOS Circuits", in Proceeding of the IEEE, vol. 91, pp. 305- 327, Feb. 2003.
  13. Volkan Kursun and G. Friedman, "Sleep switch dual threshold voltage domino logic with Reduced standby leakage current", IEEE Transactions on VLSI systems, vol. 12, no. 5 pp. 485-496, 2012.
  14. R. Zimmermann and W. Fichtner, "Low-power logic styles: CMOS versus pass-transistor logic," IEEE JSSC, vol. 32, pp. 1079-1090, 1997.
  15. J. W. Tschanz, J. T. Kao, S. G. Narendra, R. Nair, D. A. Antoniadis, A. P. Chandrakasan and V. De "Adaptive body bias for reducing impact of die-to-die and within-die parameter variations on microprocessor frequency and leakage," IEEE Transaction on International Journal of Solid-State Circuits, vol. 37, no. 11, pp. 1396- 1402, Nov. 2002.
  16. Liu, Z. and V. Kursun, "Leakage power characteristics of dynamic circuits in nanometre CMOS technologies", IEEE Transaction on Circuits and Systems, vol. 53, no. 8, pp. 692-696, 2006.
  17. Chip-Hong Chang, Jiangmin Gu and Mingyan Zhang, "A review of 0. 18-/spl mu/m full adder performances for tree structured arithmetic circuits", IEEE Transaction on International Journal of Very Large Scale Integration (VLSI) Systems, vol. 13, no. 6, pp. 686- 695, June 2005.
  18. J. T. Kao, and A. P. Chandrakasan, "Dual- threshold voltage techniques for low power digital circuits", IEEE Journal of Solid-State Circuits, vol. 35, no. 7, pp. 1009-1018, 2000.
  19. Zhiyu Liu and V. Kursun, " PMOS-Only Sleep Switch Dual-Threshold Voltage Domino Logic in Sub-65-nm CMOS Technologies", IEEE Transaction on Very Large Scale Integr. (VLSI) Syst. , vol. 15, no. 12, pp. 1311-1319, Dec. 2007.
  20. Manan Sethi, Karna Sharma, Paanshul Dobriya, Navya Rajput and Geetanjali Sharma, "A Novel High Performance Dual Threshold Voltage Domino Logic Employing Stacked Transistors", IJCA, Vol. 77, Sep. 2013.
  21. G. Palumbo, M. Pennisi and M. Alioto, "A Simple Circuit Approach to Reduce Delay Variations in Domino Logic Gates", IEEE Transactions On International Journal of Circuits and Systems I, vol. 59, no. 10, pp. 2292-2300, Oct. 2012.
  22. Y. Lih, N. Tzartzanis and W. Walker, "A leakage current replica keeper for dynamic circuits", IEEE J. Solid-State Circuits, vol. 42, pp. 48-52, 2003.
Index Terms

Computer Science
Information Sciences

Keywords

CMOS Domino Logic FTL (Feed through Logic) MT-CMOS RCA