The week's pick
Reseach Article
High Speed Area Efficient 32 Bit Wallace Tree Multiplier
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 124 - Number 13 |
| Year of Publication: 2015 |
| Authors: Keshaveni N. |
10.5120/ijca2015905742
|
Keshaveni N. . High Speed Area Efficient 32 Bit Wallace Tree Multiplier. International Journal of Computer Applications. 124, 13 ( August 2015), 25-28. DOI=10.5120/ijca2015905742
Abstract
A 32 bit high speed area efficient Wallace tree multiplier is designed using verilog HDL and implemented in FPGA. The circuit is designed using carry save adder architecture and finally with one look ahead carry adder. The design is an improved version of tree based Wallace tree multiplier architecture. This paper aims at high speed multiplication and an area efficient 32 bit Wallace tree multiplier. The entire design is coded in Verilog HDL, simulated with Modelsim and synthesized using Xilinx FPGA device. The result shows that the proposed architecture takes very less time for computing the multiplication of two 32 bit numbers. In terms of area also, the proposed multiplier is much efficient than the existing methods. The frequency of operation of the circuit is 200 MHz.
References
- King Fai Pang, IEEE 1990, Architecture for pipelined Wallace tree multiplier- accumulators.
- Akther S, European conference oncircuit theory and design, August 2007, VHDL implementation of fast NxN multiplier based on vedic mathematics.
- C Vinoth, V S Kanchana Bhaskaran, IEEE 2011, A novel low power and high speed wallace tree multiplier for RISC Processor.
- N Surekha, R Porselvi, K K Kumuthapriya, 2012, An efficient high speed wallace tree multiplier.
- Monika Vaishnav, October 2012, Volume 1, No.1, IJISCS, Design of multi-precision reconfigurable Wallace Tree Multiplier for high performance applications.
- Jagadeshwar Rao M, Sanjay Dubey, Asia Pacific conference 2012, A high speed and area efficient booth encoded Wallace tree multiplier for fast arithmetic circuits.
- Rahul D Kshirasagar, Aishwarya.E.V, Ahire Shashank Vishwanath, P Jayakrishnan, IEEE 2013, Implementation of pipelined booth encoded Wallace tree multiplier architecture.
- Damarla Paradhasaradhi, N Prashanti, N Vivek, IEEE 2013, Modified Wallace tree multiplier using efficient square root carry select adder.
- M Ravindra Kumar, August 2013, International journal of innovative research and studies, ISSN 2319-9725, Design and implementation of 32*32 bit high level Wallace tree multiplier.
- Kartikeya Bhardwaj, Praveen S, IEEE 2014, Power and area efficient approximate wallace tree multiplier for error resilient systems.
Index Terms
Keywords