Call for Paper - October 2019 Edition
IJCA solicits original research papers for the October 2019 Edition. Last date of manuscript submission is September 20, 2019. Read More

Implementation of Delay Efficient ALU using Vedic Multiplier with AHL

Print
PDF
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Year of Publication: 2016
Authors:
P. Vimala, Swapna M.S.
10.5120/ijca2016907862

P Vimala and Swapna M.S.. Article: Implementation of Delay Efficient ALU using Vedic Multiplier with AHL. International Journal of Computer Applications 133(6):34-40, January 2016. Published by Foundation of Computer Science (FCS), NY, USA. BibTeX

@article{key:article,
	author = {P. Vimala and Swapna M.S.},
	title = {Article: Implementation of Delay Efficient ALU using Vedic Multiplier with AHL},
	journal = {International Journal of Computer Applications},
	year = {2016},
	volume = {133},
	number = {6},
	pages = {34-40},
	month = {January},
	note = {Published by Foundation of Computer Science (FCS), NY, USA}
}

Abstract

Digital multipliers are most widely used component in applications such as convolution, Fourier transform, discrete cosine transforms, and digital filtering. Because outturn of these applications mainly depends on multiplier speed, therefore multipliers must be designed efficiently. In the proposed architecture, a variable-latency multiplier design with novel AHL architecture and a razor flip flop is used, which results in reduced delay and increased speed than the existing system. Meanwhile proposed architecture is used to compare array multiplier, column-bypassing multiplier, row-bypassing multiplier and Vedic multiplier. The experimental result shows that the Vedic multiplier has better performance in power consumption and delay. Here in this work Vedic multiplication is done using Urdhva Tiryakbhyam Sutra (Algorithm), which results in minimum delay. Thus using Vedic multiplier ALU is designed which results in enhanced performance compared to contemporary design.

References

  1. H. Abrishami, S. Hatami, B. Amelifard, & M. pedram, (2008) “NBTI-Aware Flip-Flop Characterization and Design”, in Proc. 44th ACMGLSVLSI, pp.29-34.
  2. K. C. Wu & D. Marculescu, (2011) “Aging-Aware Timing Analysis and Optimization Considering path Sensitization”, in Proc. DATE, pp.1-6.
  3. Y. Lee & T. Kim, (2011) “A Fine-Grained Technique of NBTI-Aware Voltage Scaling and Body Biasing for Standard Cell Based Designs”, in Proc ASPDAC, pp.603-608.
  4. M. Basoglu, M. Orshansky, & M. Erez, (2010) “NBTI-Aware DVFS: A New Approach to Saving Energy and Increasing Processor Lifetime”, in Proc. ACMIEEEISLPED, pp.253-258.
  5. K. Du, P. Varman, & K. Mohanram, (2012) “High performance Reliable Variable Latency Carry Select Addition”, in Proc. DATE, pp. 1257-126.
  6. A.K. Verma, P. Brisk, & P. Ienne, (2008) “Variable Latency Speculative Addition: A New Paradigm for Arithmetic Circuit Design”, in proc DATE, pp. 1250-1255.
  7. D. Baneres, J. Cortadella, & M. Kishinevsky (2009) “Variable-Latency Design by Function Speculation”, in Proc. DATE, pp. 1704-1709.
  8. Y. S. Su, D. c. Wang, S. C. Chang, & M. Marek-Sadowska (2011) “performance Optimization using Variable-latency Design Style”, IEEE Trans. Very Large Scale Integr. (VLSI) Syst, vol. 19, pp.1874-1883.
  9. M. Olivieri, (2001) “Design of Synchronous and Asynchronous Variable-Latency Pipelined Multipliers”, IEEE Trans. Very Large Scale Integr. (VLSI) Syst, vol.9, pp.365-376.
  10. M. C. Wen, S. J. Wang & Y. N. Lin, (2005) “Low Power Parallel Multiplier with Column Bypassing”, in Proc. IEEE ISCAS,pp.1638-1641.
  11. J. Ohban, V. G. Moshnyaga, & K. Inoue, (2002) “Multiplier Energy Reduction through Bypassing of Partial products”, in proc. APCCAS,pp. 13-17.
  12. A Debasish Subudhi, Kanhu Charan Gauda, Abinash kumar Pala & Jagmohan Das, (2012) “Design and Implementation of High Speed 4x4 Vedic Multiplier”, International Journal of Advanced Research in Computer Science and Software Engineering, Vol. 4, No. 11,pp.362-366.
  13. Anvesh kumar et al, “Low Power ALU Design by Ancient Mathematics” (2010), The 2nd International Conference on Computer and Automation Engineering (ICCAE), Vol.5, pp. 862-865.
  14. Ing-Chao Lin, Member, IEEE, Yu-Hung Cho, & Yi-ming Yang,(2014) “Aging-Aware Reliable Multiplier Design with Adaptive Hold Logic”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol.23, No. 3 pp.1063-8210.

Keywords

Adaptive hold logic (AHL), negative bias temperature instability (NBTI), positive bias temperature instability (PBTI), variable latency, Vedic mathematics, Urdhva-Tiryakbhyam sutra (Algorithm).