Call for Paper - March 2023 Edition
IJCA solicits original research papers for the March 2023 Edition. Last date of manuscript submission is February 20, 2023. Read More

Compact and High Speed Hardware Implementation of the Block- Cipher Clefia

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Year of Publication: 2016
V.A. Suryawanshi, G.C. Manna, S.S. Dorale

V A Suryawanshi, G C Manna and S S Dorale. Article: Compact and High Speed Hardware Implementation of the Block- Cipher Clefia. International Journal of Computer Applications 133(8):17-20, January 2016. Published by Foundation of Computer Science (FCS), NY, USA. BibTeX

	author = {V.A. Suryawanshi and G.C. Manna and S.S. Dorale},
	title = {Article: Compact and High Speed Hardware Implementation of the Block- Cipher Clefia},
	journal = {International Journal of Computer Applications},
	year = {2016},
	volume = {133},
	number = {8},
	pages = {17-20},
	month = {January},
	note = {Published by Foundation of Computer Science (FCS), NY, USA}


Main fundamental directions which are considered as important for practical ciphers are (1) security, (2) speed, and (3) cost for implementations. To realize these fundamental directions CLEFIA is designed. Clefia is a first block cipher employing the Diffusion Switching Mechanism (DSM) to enhance the immunity against the differential attack and the linear attack. Clefia uses lightweight components for efficient software and hardware implementations. This paper proposes compact and high speed hardware implementation for block cipher clefia-128. This hardware architecture uses minimum hardware resources and maximum frequency of 135.452 Mhz, through which we can achieve a throughputs of 17 Gbit/s


  1. T. Shirai, K. Shibutani, T. Akishita, S. Moriai, and T. Iwata, \The 128-bit Blockcipher CLEFIA (Extended Abstract)", FSE 2007, LNCS 4593, pp. 181{195, Springer-Verlag, 2007
  2. “The 128-bit Blockcipher CLEFIA: Algorithm Speci_cation", Revision 1.0, 2007, Sony Corporation. clefia-spec-1.0.pdf
  3. Taizo Shirai and Kyoji Shibutani, "On Feistel Structures Using a Difusion Switching Mechanism" in Fast Software Encryption, 2006, pp. 41--56.
  4. H. and Wu, W. and Feng, D. Chen, "Differential fault analysis on CLEFIA" in Proceedings of the 9th international conference on Information and communications security, 2007, pp. 284--295.
  5. Y. and Tsujihara, E. and Shigeri, M. and Suzaki, T. and Kawabata, T. Tsunoo, "Cryptanalysis of CLEFIA using multiple impossible differentials" , 2009, pp. 1--6.
  6. Francisco Rodriguez-Henriquez, N.A. Saqib, A. Diaz-Perez, and Çetin Kaya Koç, Cryptographic Algorithms on Reconfigurable Hardware.: Springer, 2006.
  7. AJ Elbirt, W. Yip, B. Chetwind, and C. Paar, "An FPGAImplementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists" in The Third AES Candidate Conference, printed by the National Institute of Standards and Technology, Gaithersburg, MD, 2000, pp. 13--27.
  8. Toru Akishita and Harunaga Hiwatari “Very Compact Hardware Implementations of the Block cipher CLEFIA” Sony Corporation
  9. Paulo Proença and Ricardo Chaves “COMPACT CLEFIA IMPLEMENTATION ON FPGAS” 2011 21st International Conference on Field Programmable Logic and Applications 978-0-7695-4529-5/11 IEEE DOI 10.1109/FPL.2011.101
  10. Takeshi Sugawara, Naofumi Homma, Takafumi Aoki and Akashi Satoh “High-performance ASIC Implementations of the 128-bit Block Cipher CLEFIA”
  11. Tomasz Kryjak and Marek Gorgoń “PIPELINE IMPLEMENTATION OF THE 128-BIT BLOCK CIPHER CLEFIA IN FPGA” 978-1-4244-3892-1/09/2009 IEEE
  12. T. Shirai and A. Mizumo, "A Compact and High-SpeedCipher Suitable for Limited Resources Environment" in 3rd ETSI security wrokshop presentation, Sophia-Antipolis, France, 2007.
  13. Y.Zheng, T. Matsumoto, and H. Imai, “On the construction of block ciphers provably secure and not relying on any unproved hypotheses." In Proceedings of Crypto'89 (G. Brassard, ed.), no. 435 in LNCS, pp. 461-480, Springer-Verlag, 1989.


Clefia, DSM, Encryption, FPGA and VHDL