The week's pick
Random Articles
Reseach Article
An Approach to Increase the Effectiveness of Electronic Devices by Reducing Thermal Generation of Current
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 135 - Number 13 |
| Year of Publication: 2016 |
| Authors: Manish Kumar Joshi, Saima Ayyub, Paresh Rawat |
10.5120/ijca2016908357
|
Manish Kumar Joshi, Saima Ayyub, Paresh Rawat . An Approach to Increase the Effectiveness of Electronic Devices by Reducing Thermal Generation of Current. International Journal of Computer Applications. 135, 13 ( February 2016), 15-17. DOI=10.5120/ijca2016908357
Abstract
In this paper we will do the analysis of the gate engineering impact on tri state inverter performance for the application on SOC that is system on chip with the help of different high dielectric material. The high dielectric materials used in electronic circuits for preventing tunnelling effect which will increase the thermally generated current. In order to reduce the Thermally generated current occur s in electronic circuit we can replace the sio2 with different materials having high dielectric constant. Tri State Inverter is designed by the use of microwind tool or simulator. The performance of Device is analyse for various parameter. It is measured that by the use of high dielectric constant material in Tri State Inverter the thermally generated current and dissipation of power minimised and also the performance of the circuit gets high. Among various high dielectric constant material, Lanthanum oxide La2o3 gained focus due to its property such as High Energy Band Gap, High Dielectric Constant, and can resist upto high Temperature.
References
- D Nirmal,P Vijay Kumar, “Nanoscale Tri Gate MOSFET for Ultra Low powerapplications Using High-K Dielectrics”, Nanoelectronics Conference (INEC), IEEE 5thInternational. 2013.
- C.R.Manoj and .RamgopalRao,”Impact of High k dielectrics on the device and circuit performance of nanoscaleFinFETs,” IEEE Electron Device Lett, vol. 28, 2007.
- J. P. Colinge, “Multiple-gate SOI MOSFETs,” Solid State Electron.,vol. 48, 2004.
- V. Kilchytska, A. Nève, L. Vancaillie, D. Levacq, S.Adriaensen, H. van Meer, K. De Meyer, C. Raynaud, M. Dehan, J.-P. Raskin, and D. Flandre, “Influence of device engineering on the analog and RFperformance of SOI MOSFETs,” IEEE Trans. Electron Devices, vol.50, 2003.
- X. Zhou, “Exploring the novel characteristics of hetero-material gatefield-effect transistors (HMGFETs) with gate-material engineering,” IEEE Trans. Electron Devices, vol. 47,2000.
- J. Yuan and J. C. S.Woo, “A novel split-gate MOSFET design realized by a fully silicided gate process for the improvement of transconductance and output resistance,” IEEE Electron Device Lett.,vol. 26, 2005.
- Integrated Systems Engineering (ISE) TCAD Manuals, Integr.Syst.Eng., Zurich, Switzerland, 2006. Release 10.0.33
- N.Mohankumar, BinitSyamal, and Chandan Kumar Sarkar, “Influence of Channel and Gate Engineering on the Analog and RF SPerformance of DG MOSFETs,” IEEE Transactions On Electronic Devices, Vol. 57, 2010
- International Technology Roadmaps for (ITRS) Semiconductor. 2008 edition.
- A. P. Huang1,2, Z. C. Yang1 and Paul K. Chu2, “Hafnium-based High-k Gate Dielectrics, ” Advances in Solid StateCircuit Technology.
- W. Long, H. Ou, J. Kuo, and K. K. Chin, “Dual-material gate (DMG) field effect transistors,” IEEE Trans. Electron Devices, vol. 46, 1999.
- Nirmal 1,divyamarythomas 3,Shruti.k 4 and patrickchella Samuel” Impact of Gate Engineering on Double Gate MOSFET using High-k Dielectrics”IEEE 2011.
Index Terms
Keywords