The week's pick
Reseach Article
Introduction to Reversible Logic and Mathematical Derivation for V and V+ Gates
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 153 - Number 5 |
| Year of Publication: 2016 |
| Authors: Amandeep Singh Bhandari, Priya Sharma |
10.5120/ijca2016912054
|
Amandeep Singh Bhandari, Priya Sharma . Introduction to Reversible Logic and Mathematical Derivation for V and V+ Gates. International Journal of Computer Applications. 153, 5 ( Nov 2016), 14-18. DOI=10.5120/ijca2016912054
Abstract
Our computing era has been working long to get a solution for the problem of power dissipation in conventional digital circuitry. Towards this approach, reversible logic has received a significant attention in recent past. Power dissipation occurs due to the loss of information carrying bits during circuit simulation which consequently deteriorates the system performance. Reversible logic allows us to determine the outputs from the inputs and also the inputs can be appropriately recovered from the outputs by using one-to-one mapping. This results in reduced bit loss leading to reduced power dissipation. Reversible logic has been a research paradigm in the field of low-power CMOS, nanotechnology etc. This paper gives a brief description of few reversible logic gates and describes a mathematical derivation to verify how V and V+ gates are square root of NOT gate and Hermitian conjugate of V gate respectively, by using matrix manipulations.
References
- R. Landauer, “Irreversibility and Heat Generation in the Computational Process”, IBM Journal of ResearchDevelopment, 5, 1961, 183-191.
- C.H. Bennett, “Logical reversibility of computation”,IBM J. Research and Development, vol. 17, pp. 525–532, Nov. 1973.
- ShaktikantaNayak, Sitakanta Nayak, J.P Singh, “An Introduction to Basic Logic Gates for Quantum Computer”, International Journal of Advanced Research in Computer Science and Software Engineering, vol. 3, Issue 10,Oct 2013.
- A.Papiya Biswas, Namit Gupta, Nilesh Patidar, “Basic Reversible Logic Gates and It’s QCA Implementation”, Int. Journal of Engineering Research and Applications, vol. 4, Issue 6(version 5), June 2014, pp.12-16.
- Shanti Narayan “A textbook of Matrices”, S Chand & Co Ltd; 10th edition, 2004.
- H.C. Taneja, “A textbook of Advanced Engineering Mathematics”, I K International Publishing House; 2nd Revised edition, 2010.
- T. Naga Babu, D. Sounder, B. Subhakara Rao, P. Bose Babu, “A Low Power Adder Using Reversible Logic Gates”, International Journal of Research in Engineering and Technology”, vol. 01, Issue 03, Nov 2012.
- Monika Rangari, Prof. Richa Saraswat, Dr. Rita Jain, “An Software Engineering Extensive Literature Review on Reversible Logic Gates”, International Journal of Advanced Research in computer Science and, vol. 5, Issue 2, Feb 2015.
- Himanshu Thapliyal and Nagarajan Ranganathan, “Design Of Reversible Sequential Circuits Optimizing Quantum Cost, Delay, And Garbage Outputs”, ACMJournal on Emerging Technologies in Computer Systems, Vol. 6,No. 4, Article 14, December 2010.
- Kamalika Datta, Vishal Shrivastav, Indranil Sengupta, Hafizur Rahaman, “Reversible Logic Implementation of AES Algorithm”, 8th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS), 2013.
- Ashima Malhotra, Charanjit Singh, and Amandeep Singh, “Efficient Design of Reversible Multiplexers with Low Quantum Cost and Power Consumption”, International Journal of Emerging Technology and Advanced Engineering, Volume 4, Issue 7, July 2014, pp. 518-523.
- Ashima Malhotra, Charanjit Singh, Amandeep Singh, “Efficient Design of Reversible Multiplexers with Low Quantum Cost”, Int. Journal of Engineering Research and Applications, Vol. 4, Issue 7 (Version 4), July 2014, pp.20-23.
- Santosh Rani and Amandeep Singh Bhandari, “A Survey on Reversible Logic Gates”, International Journal of Computer Applications (0975 – 8887), 2015,pp. 1-3.
- Sukhjeet Kaur and Amandeep Singh Bhandari, “Design and Performance Analysis of Encoders using Reversible logic gates”, International Conference on Advancements in Engineering and Technology (ICAET 2015).
- Sukhjeet Kaur and Amandeep Singh Bhandari, “Design and Performance Analysis of Encoders using Reversible logic gates”, Int. Journal of Scientific & Engineering Research (IJSER), Volume 6, Issue 6, June-2015, pp 327-332.
- Santosh Rani and Amandeep Singh Bhandari, “Design and Performance Analysis of Encoders using Reversible logic gates”, Int. Journal of Scientific & Engineering Research (IJSER), Volume 6, Issue 6, June-2015, pp 333-339.
- Manjinder Pal Singh, Er. Birinderjit Singh and Amandeep Singh Bhandari, “Performance Analysis of Low Power Decoders Using Reversible Computing”, International Journal of Research (IJR), e-ISSN: 2348-6848, p- ISSN: 2348-795X Volume 2, Issue 11, November 2015, pp 253-260.
- Navsudeep Kaur, Mr. Amandeep Singh, “Design and Performance Analysis of low PowerReversible Multipliers”, International Journal of Engineering Trends and Technology (IJETT) – Volume 38 Number 5, 2016, pp 261-267.
- Ankush, Amandeep Singh Bhandari, “Design & Performance Analysis of Low Power Reversible Residue Adder”, Int. Journal of Hybrid Information Technology, Volume 9, Issue 9, 2016, pp 93-102.
- Ankush, 2Amandeep Singh Bhandari, “Design & Performance Analysis of Low Power Reversible Carry Skip Adder”, IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6, Issue 4
Index Terms
Keywords