Call for Paper - January 2024 Edition
IJCA solicits original research papers for the January 2024 Edition. Last date of manuscript submission is December 20, 2023. Read More

FPGA based Asynchronous FIR Filter Design for ECG Signal Processing

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Year of Publication: 2016
Rahul Sharma, Rajesh Mehra, Chandni

Rahul Sharma, Rajesh Mehra and Chandni. FPGA based Asynchronous FIR Filter Design for ECG Signal Processing. International Journal of Computer Applications 156(7):16-20, December 2016. BibTeX

	author = {Rahul Sharma and Rajesh Mehra and Chandni},
	title = {FPGA based Asynchronous FIR Filter Design for ECG Signal Processing},
	journal = {International Journal of Computer Applications},
	issue_date = {December 2016},
	volume = {156},
	number = {7},
	month = {Dec},
	year = {2016},
	issn = {0975-8887},
	pages = {16-20},
	numpages = {5},
	url = {},
	doi = {10.5120/ijca2016912463},
	publisher = {Foundation of Computer Science (FCS), NY, USA},
	address = {New York, USA}


In this paper, Asynchronous FIR filter is designed and implemented for ECG signal processing. The use of asynchronous design approaches to construct digital signal processing (DSP) systems is a rapidly growing research area driven by a wide range of emerging energy constrained applications such as wireless sensor network, portable medical devices and brain implants. This inherent advantage of asynchronous design over conventional synchronous circuits allows them to be energy efficient. The technique used for the design and implementation is modified pipelining representation. This paper describes the analyzing and modelling of asynchronous design FIR equiripple filter using MATLAB, simulated with ISE and then implemented on FPGA devices. The proposed Asynchronous design FIR equiripple filter is implemented on two FPGA devices Xilinx’s Spartan-3E, xc3s500e-4fg320 and Virtex 2P, 2vp30ff1152-5 and compared on the basis of Asynchronous FIR and Synchronous FIR filter for hardware resource utilization as well as speed. The hardware result shows that the proposed asynchronous designed on Virtex 2P is 10.72% faster than that designed on synchronous FIR filter on given specifications. The designed FIR filter on FPGA device Virtex 2P shows efficient area utilization as well as better speed as compared to that designed with synchronous FIR filter.


  1. Sutherlan,"Micropipelines,"Communications of the ACM vol. 32, pp. 720-738, June, 1989.
  2. S. Moore, R. Anderson, P. Cunningham, R. Mullins, and G. Taylor, "Improving smart card security using self-timed circuits," in Asynchronous Circuits and Systems, 2002. Proceedings. Eighth International Symposium on, 2002, pp. 211-218.
  3. Y.Tsividis,"Event-Driven Data Acquisition and Digital Signal Processing ;A Tutorial," Circuits and Systems II: Express Briefs, IEEE Transactions on, vol. 57, pp. 577-581, 2010.
  4. Basel Halak and Hsien-Chih Chiu, “Modified Micropipline Architecture for Synthesizable Asynchronous FIR Filter Design”pp. 00-06.
  5. A.Senthilkumar; A.M.Natarajan,”Design of High Speed Asynchronous Pipelined FIR Filter Using Quasi Delay Insensitive Reduced Slack Pre-Charged Half Buffer”in proceeding of the Int. J. Appl. Sci. Eng., 2008. 6, 2.pp. 181-197.
  6. Di,J.,Yuan,J.S.andDeMara,R.F.2006.Improving power-awareness of pipelined array multipliers using 2-dimensional pipeline gating and its application to FIR design.Integrati on the VLSI Journal, 39(2):90-112.
  7. Pankaj Srivastava;Rajesh Mehra;” FIR Filter Design Analysis For Power Line Interference In ECG Signals”, International Journal for Innovative Research in Science & Technology| Volume 1 | Issue 6 | November 2014 ISSN (online): 2349-6010
  8. R Mehra, R Arora’’FPGA-Based design of High- speed CIC decimator for wireless application” in IJACSA ,VOL 2,Issue 1, PP 59-62,2011
  9. R Mehra, S Kaur’’FPGA-implementation of OFDM transceiver using FFT algorithm” in IJACSA ,pp :11,2012
  10. R. Mehra, S. Devi, “FPGA Implementation of High Speed Pulse Shaping Filter for SDR Applications”, International Conferences Springer Berlin Heidelberg, Vol. 90, pp. 214-222, July 2010.
  11. R. Mehra, L. Singh “FPGA Based Speed Efficient Decimator using Distributed Arithmetic Algorithm (IJCA)”, Vol. 80, no. 11, pp. 37-40, October 2013.
  13. Rahul Sharma: Rahul Sharma is a M.E. scholar from National Institute of Technical Teachers Training and Research, Chandigarh India. He is having two years of teaching experience. He has completed his B.Tech from Green Hills Engineering college Solan (H.P.) from Himachal Pradesh University Shimla (H.P.) in June 2013. His interest Areas are Digital Signal Processing, Digital Communication, VLSI Design, wireless mobile Communication and Digital Electronics.
  14. Dr. Rajesh Mehra: Dr. Mehra is currently associated with Electronics and Communication Engineering Department of National Institute of Technical Teachers’ Training & Research, Chandigarh, India since 1996. He has earned his Doctor of Philosophy in Engineering &Technology and Master of Engineering from Punjab University, Chandigarh, India. He has completed his Bachelor of Technology from NIT, Jalandhar, India. Dr. Mehra has 20 years of academic and research experience. He has more than350papers to his credit which are published in refereed International Journals and Conferences. Dr. Mehra has guided 80 ME thesis and he is also guiding 02 PhD scholars. He has also authored one book on PLC & SCADA and developed 06 video films in VLSI area. His research areas are Advanced Digital Signal Processing, VLSI Design, FPGA System Design, Embedded System Design, and Wireless& Mobile Communication. Dr. Mehra is member of IEEE and ISTE.
  15. Chandni received her B.E. degree in Electronics and Communication Engineering from the Himachal Pradesh University in 2010, and M.E. degree in ECE Engineering from Punjab University in 2013. In 2013, she joined the Department of Electronics and Communication Engineering of Baddi University, as an Assistant Professor. She was the Convener of the National Conference on Recent Innovations in Electronics, Electrical and Computer Engineering held in Baddi University, Himachal Pradesh. In December 2015 she enrolled for PhD. in National Institute of Technical Teacher’s Training & Research, Chandigarh. Her current research interests include VLSI Design, Digital Signal Processing, and Nano electronic Devices.


Asynchronous FIR Filter, ECG, Filter, MATLAB, Xilinx.