Call for Paper - January 2023 Edition
IJCA solicits original research papers for the January 2023 Edition. Last date of manuscript submission is December 20, 2022. Read More

A Novel 7T SRAM Cell Layout Design with Low Average Power in Read and Write Cycles

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Year of Publication: 2017
Abhishek Jain, Braj Bihari Soni

Abhishek Jain and Braj Bihari Soni. A Novel 7T SRAM Cell Layout Design with Low Average Power in Read and Write Cycles. International Journal of Computer Applications 157(3):13-17, January 2017. BibTeX

	author = {Abhishek Jain and Braj Bihari Soni},
	title = {A Novel 7T SRAM Cell Layout Design with Low Average Power in Read and Write Cycles},
	journal = {International Journal of Computer Applications},
	issue_date = {January 2017},
	volume = {157},
	number = {3},
	month = {Jan},
	year = {2017},
	issn = {0975-8887},
	pages = {13-17},
	numpages = {5},
	url = {},
	doi = {10.5120/ijca2017912644},
	publisher = {Foundation of Computer Science (FCS), NY, USA},
	address = {New York, USA}


The system memories requirement depends greatly on the nature of the applications which run on the system. Memory performance and capacity requirements are small for simple, low cost systems. In contrast, memory throughput can be the most critical requirement in complex, high performance systems. The following general types of memories can be used in systems such as Volatile and non-volatile memories. SRAM can be found in the cache memory of a computer or as a part of the RAM digital to analog converters on video cards. Static RAM is also used for high-speed registers, caches and small memory banks like a frame buffer on a display adapter. Several scientific and industrial subsystems, modern appliances, automotive electronics, electronic toys, mobile phones, synthesizers and digital cameras also use SRAM. It is also highly recommended for use in PCs, peripheral equipment, printers, LCD screens, hard disk buffers etc. Different transistor counts in used in SRAM architecture such as Bipolar junction transistors used in TTL and ECL which is very fast but consumes a lot of power and MOSFET used in CMOS which is used at low power and also very common today. This paper proposed to improve the stability of SRAM cell and also reduces the average power in standby mode. This paper presents a low average power based layout design of 7T SRAM [1] architecture.


  1. W. R. E. Aly, and M. A. Bayoumi. (2007). "Low-power cache design using 7T SRAM cell." IEEE Trans. Circ. Sys. Vol. 54, no. 4.
  2. S. A. Tawfik, and V. Kursun. , 2008 "Low power and roubst 7T dual-Vt SRAM circuit." Proc. IEEE Int. Symp. Circ. Sys. , ISCAS 2008, Seatle, W A, USA. pp. 1452-1455.
  3. W. R. E. Aly, M. I. Faisal, and M. A. Bayoumi. , 2005 "Novel 7T sram cell for low power cache design." Proc. IEEE Int. SOC Conf. SOCC 2005, Herndon, VA, USA.
  4. Mr. Kariyappa B S, Mr. Basavaraj Madiwalar, Mrs. Namitha Palecha, “A comparative Study of SRAM Cells”, International journal of Computer Trends and technology (IJCTT), Vol. 1, Issue 7, July 2013.
  5. J. Singh, J. Mathew and K. D. Pradhan, “A subthreshold single ended I/O SRAM cell design for nanometer CMOS technologies” Proceeding of IEEE International SOC Conference SOCC-2008, Belfast UK, pp. 243-246, 2008.
  6. L. Chang, Robert K. Montoye, et. al., “An 8T-SRAM for Variability Tolerance and Low Voltage Operation in High-Performance Caches” IEEE Journal of Solid State Circuits., Vol. 43, No. 4, pp.956-962, 2008.
  7. Jae-Joon Kim, Rahul Rao and Keunwoo Kim B, “Technology-Circuit CoDesign of Asymmetric SRAM Cells for Read Stability Improvement”, IEEE Transactions on Solid State Circuits, 2010.
  8. Shilpi Birla, Neeraj Kr. Shukla, Debasis Mukherjee, and R. K Singh, “Leakage Current Reduction in 6T Single SRAM Cell at 90nm Technology”, IEEE International Conference on Advances in Computer Engineering, 2010.


SRAM, Average power, Voltage Scaling, MOSFET, Flip flop, NMOS, PMOS, CMOS.