Abstract

To satisfy the prerequisite of rapid speed signal processing design of high performance DSP processor is renowned. This paper represents a novel design and FPGA based pursuit of 64 bit DSP processor. The proposed design implicates multistage pipeline architecture and vedic algorithms to improve the speed. The DSP processor is rich with multiple application specific instructions (ASIP). The verilog HDL is used and the validated through extensive simulation. Synthesis results and attainment scrutiny of each systems components confirmed significant performance meliorism in the proffered DSP processor over the extant one.

References


Design and Synthesis of High Performance Vedic DSP Processor

5, ISSN: 2320-5121. 2014.


Index Terms

Computer Science

Circuits and Systems

Keywords

DSP Processor, Pipelining, Vedic mathematics, ASIP.