CFP last date
22 April 2024
Call for Paper
May Edition
IJCA solicits high quality original research papers for the upcoming May edition of the journal. The last date of research paper submission is 22 April 2024

Submit your paper
Know more
Reseach Article

FTL based 4Stage CLA Adder Design with Floating Gates

by P.H.S.T.Murthy, K.Chaitanya, M.Murali Krishna, Malleswara Rao.V
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 17 - Number 6
Year of Publication: 2011
Authors: P.H.S.T.Murthy, K.Chaitanya, M.Murali Krishna, Malleswara Rao.V
10.5120/2228-2840

P.H.S.T.Murthy, K.Chaitanya, M.Murali Krishna, Malleswara Rao.V . FTL based 4Stage CLA Adder Design with Floating Gates. International Journal of Computer Applications. 17, 6 ( March 2011), 1-5. DOI=10.5120/2228-2840

@article{ 10.5120/2228-2840,
author = { P.H.S.T.Murthy, K.Chaitanya, M.Murali Krishna, Malleswara Rao.V },
title = { FTL based 4Stage CLA Adder Design with Floating Gates },
journal = { International Journal of Computer Applications },
issue_date = { March 2011 },
volume = { 17 },
number = { 6 },
month = { March },
year = { 2011 },
issn = { 0975-8887 },
pages = { 1-5 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume17/number6/2228-2840/ },
doi = { 10.5120/2228-2840 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T20:04:51.230491+05:30
%A P.H.S.T.Murthy
%A K.Chaitanya
%A M.Murali Krishna
%A Malleswara Rao.V
%T FTL based 4Stage CLA Adder Design with Floating Gates
%J International Journal of Computer Applications
%@ 0975-8887
%V 17
%N 6
%P 1-5
%D 2011
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Low-voltage and low-power circuit structures are substantive for almost all mobile electronic gadgets which generally have mixed mode circuit structures embedded with analog sub-sections. Using the reconfigurable logic of multi-input floating gate MOSFETs, 4-bit full adder has been designed for 1.1V operation. [1],[2] Multi-input floating gate (MIFG) transistors have been anticipating in realizing the increased functionality on a chip. A multi-input floating gate MOS transistor accepts multiple inputs signals, calculates the weighted sum of all input signals and then controls the ON and OFF states of the transistor. This enhances the transistor function to more than just switching. Implementing a design using multi-input floating gate MOSFETs brings down transistor count and number of interconnections. Here in this we have presented how to eliminate the propagate and generate signals this tends the design to become more efficient in area and power consumption by using feed through logic [8]. It has been included the four stage sum signal in FTL based adder with floating gates. The following information is about Carry look ahead adder circuit, tested with 45nm technology and is extended to ALU. The proposed circuit has been implemented in 45n-well CMOS technology.

References
  1. Modeling multiple-input floating-gate transistors for analog signal processing, 1997 IEEE International Symposium on Circuits and Systems, June 9-1-2, 1997, Hong Kong
  2. Y. Tsividis, Operation and Modeling of the MOS Transistor, Mc Graw-Hill, 1999.
  3. J.M. Rabaey, Digital Integrated Circuits- A Design Perspective, Prentice Hall, 1996.
  4. V. Navarro-Botello, J. A. Montiel-Nelson, and S. Nooshabadi
  5. Bardia Bozorgzadeh1, Ehsan Zhian-Tabasy1, and Ali Afzali-Kusha1,2008 IEEEInternational Conference on Microelectronics“Analysis of high-performance fast Feedthrough Logic families”
  6. CMOS Digital Integrated circuits Analysis and Design by Sung-Mo Kang and Yusuf Leblebici
  7. Mangith borah ,Robert Michel owens “Transistor sizing in low power CMOS circuits”, IEEE Transactions on computer aided design integrated circuits and systems, volume 15, No.6, June 1996.
  8. CMOS Logic circuit Design by John P. uyemura
Index Terms

Computer Science
Information Sciences

Keywords

Mirror adder circuit MIFG FTL CMOS adder