The week's pick
Reseach Article
Design Principles of SRAM Memory in Nano-CMOS Technologies
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 178 - Number 11 |
| Year of Publication: 2019 |
| Authors: Ezeogu Chinonso Apollos |
10.5120/ijca2019918395
|
Ezeogu Chinonso Apollos . Design Principles of SRAM Memory in Nano-CMOS Technologies. International Journal of Computer Applications. 178, 11 ( May 2019), 5-11. DOI=10.5120/ijca2019918395
Abstract
Static Random Access Memory (SRAM) is a volatile memory that is widely used in every embedded system – Silicon on Chip (SoC), Digital Signal Processing (DSP), Microcontroller, Field Programmable Gate Array (FPGA) and Video applications. It is also used in register, cache and cache-less applications due to large storage *density, reduced read-write access time, low power consumption and stability. Thus, this paper presents the design principle of SRAM at the 45nm technology node, the peripheral building blocks and functionalities, operations, transistor scalene challenges, and process variation effects of SRAM designs. A clear detail schematic diagrams using Cadence Virtuoso design tool for IC design was used for designing the peripheral circuitry and the SRAM cell.
References
- Ezeogu, Apollos. 2013 “Process Variation Aware Non-Volatile (Memristive) 9T SRAM Memory Design in Nano-CMOS Technologies”, M.Sc. Theses submitted to University of Bristol, United Kingdom.
- Uddalak Bhattachara et al.,2008 “45nm SRAM Technology Development and Technology Lead Vehicle” Intel Technology Journal, Volume 12, Issue 2
- Milad Zamani, Sina Hassanzadeh, Khosrow Hajsadeghi and Roghayeh Saeidi, 2013“A 32kb 90nm 9T -cell Sub- threshold SRAM with Improved Read and Write SNM“ 8th International Conference on Design and Technology of Integrated Systems in Nanoscale Era(DTlS).
- Arvind Chakrapani 2018, “ Survey on the design methods of low power SRAM cell” in International Journal of Pure and Applied Mathematics
- Singh Jawar, Mathew Jimson, Pradhan Dhiraj K., Mohanty Saraju P. 2008 “Failure analysis for ultra low power nano-CMOS SRAM under process variations”. Soc Conference, IEEE international, IEEE conference publications, P251 -254.
- Mohammad, M. O, Saint-Laurent, P. Bassett, andAbraham J., 2008 “Cache design for low power and high yield,” in Proc. 9th International Symposium on Quality Electronic Design ISQED 2008, 17–19 March 2008, pp. 103–107.
- Hoang Anh Du Nguyen, Lei Xie, Mottaqiallah Taouil, Razvan Nane, Said Hamdioui, Koen Bertels, 2015 “Computation-In-Memory Based Parallel Adder” Laboratory of Computer Engineering, Faculty of EE, Mathematics and CS Delft University of Technology, Mekelweg 4, 2628 CD Delft, The Netherlands.
- Luigi Dilillo, Patrick Girard, Serge Prevossoudovitch, Arnaud Virazel, “ Resistive-Open Defect Influence in SRAM Pre-Charge Circuits: Analyshis and Characterization” Proceeding of European Test Symposium(ETS’05) Copyright 2005, IEEE.
- Shalinin, Anand Kumar, 2013 “Design of High Speed and Low Power Sense Amplifier for SRAM Applications”, International Journal of Scientific & Engineering Research Volume 4, Issue 7, ISSN 2229-5518, pp 402 -406.
- Thakral Garima, Mohantu Saraju P., Ghai Dhru, Pradhan Dhiraj K. 2010 “P3 (Power- Performance- Process) Optimisation of Nano-CMOS SRAM using statistical DOE-ILP ”. Quality Electronic Design (ISQED), 11th International Symposium on, p176- 183.
- Mutyam M , Narayanan V. 2007 “Working with Process Variation Aware Cache”. Design, Automation & Test in Europe Conference & Exhibition, p1-6.
- K.-S. Min, K. Kanda, and T. Sakurai, 2003 “Row-by-row dynamic source-line voltage control (RRDSV) schemefor two orders of magnitude leakage current reductionof sub-1-V-VDD SRAM’s.” In Proceedings IEEEInternational Symposium Low Power Electronics andDesign (ISLPED), pp. 66–71.
Index Terms
Keywords