The week's pick
Random Articles
Reseach Article
FPGA Implementation of RSA Encryption System
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 19 - Number 9 |
| Year of Publication: 2011 |
| Authors: Sushanta Kumar Sahu, Manoranjan Pradhan |
10.5120/2391-3173
|
Sushanta Kumar Sahu, Manoranjan Pradhan . FPGA Implementation of RSA Encryption System. International Journal of Computer Applications. 19, 9 ( April 2011), 10-12. DOI=10.5120/2391-3173
Abstract
This paper presents the architecture and modeling of RSA public key encryption/decryption systems. It supports multiple key sizes like 128 bits, 256 bits, 512 bits. Therefore it can easily be fit into the different systems requiring different levels of security. In this paper simple shift and add algorithm is used to implement the blocks. It makes the processing time faster and used comparatively smaller amount of space in the FPGA due to its reusability. Each block is coded with Very High Speed Integrated Circuit Hardware Description Language. The VHDL code is synthesized and simulated using Xilinx-ISE 10.1. It is verified that this architecture support multiple key of 128bits, 256bits, and 512 bits
References
- SCHNEIER, B., 1996. Applied Cryptography: Protocols, Algorithms, and Source Code in C, John Wiley & Sons.
- Deng Y., Mao Z., and Ye Y.,. 1998. Implementation of RSA Crypto-Processor Based on Montgomery Algorithm.
- Zhang. C.N, Xu. Y and Wu. C., 1997. A Bit-Serial Systolic Algorithm and VLSI Implementation for RSA.
- Hinek. M., 2010. Cryptanalysis of RSA and Its Variants.
- Rivest, R., Shamir, A., and Adleman, L, 1978. A Method for Obtaining Digital Signatures and Public Key Cryptosystems. Communications of the ACM.
- Stallings W.2003, Cryptography and Network Security: Principles and Practices.
- Burnett S. and Paine S, 2001. RSA Security’s Official Guide to Cryptography. McGraw-Hill.
- Ashenden P. and Lewis J, 2006. The Designer’s Guide to VHDL. Morgan Kaufmann Publishers.
- Hwang E. Digital Logic and Microprocessor Design with VHDL.
- Nedjah.N and Mourelle L.2002.Two Hardware Implementation for the Montgomery Modular Multiplication: Sequential versus Parallel. IEEE.
Index Terms
Keywords