The week's pick
Random Articles
Reseach Article
Using Symmetric Multiprocessor Architectures for High Performance Computing Environments
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 27 - Number 9 |
| Year of Publication: 2011 |
| Authors: Mohsan Tanveer, M. Aqeel Iqbal, Farooque Azam |
10.5120/3332-4582
|
Mohsan Tanveer, M. Aqeel Iqbal, Farooque Azam . Using Symmetric Multiprocessor Architectures for High Performance Computing Environments. International Journal of Computer Applications. 27, 9 ( August 2011), 1-6. DOI=10.5120/3332-4582
Abstract
Performance enhancement for high speed computing can be carried out by using many techniques and architectures at software and high hardware level. Performance enhancement using hardware techniques may include the use of multiple computing nodes or a single node consisting of multiple processors. Symmetric multiprocessor is one of the modern architectures used to perform extensive computations. Symmetric multiprocessors have many configuration modes to carry out these heavy computations. The performance of Symmetric multiprocessors is analyzed and compared with high-fidelity models. Processors models are used to design and construct the architectures of symmetric multiprocessors. In this research paper such kind of critical design aspects of symmetric multi processors have been analyzed for further enhancement of the existing technology.
References
- Hung. Cache Coherency for Symmetric Multiprocessor Systems on Programmable Chips. M.A.Sc. Thesis, University of Waterloo, Waterloo, August 2004.
- A. Hung, W. Bishop, and A. Kennings. Enabling Cache Coherency for N-Way SMP Systems on Programmable Chips. In Proceedings of the 2004 Intl. Conference on Engineering of Reconfigurable Systems and Algorithms,LasVegas, Nevada, June 2004.
- W. Stallings. Operating Systems (6th ed.): Internals and Design Principles. Prentice-Hall, Inc. UpperSaddle River, NJ, USA, 2008.
- Simon Kågström: Performance and Implementation Complexity in Multiprocessor Operating System Kernels. Blekinge Institute of Technology, 2005.
- Serveurs Architectures: Multiprocessors, Cluster Parallel Systems, Web Servers, Storage Solution René J. Chevance,2004
- B. Senouci, A. M. Kouadri M, F. Rousseau, F. Petrot Multi-CPU/FPGA Platform Based Heterogeneous Multiprocessor Prototyping: New Challenges for Embedded Software Designers The 19th IEEE/IFIP International Symposium on Rapid System Prototyping, 2008. RSP ’08
- John P. Shen & Mikko Lipasti. Modern Processor Design: Fundamentals of Superscalar Processors. McGraw-Hill 2002.
- The von Neumann Architecture (http://www.csupomona.edu/~hnriley/www/VonN.html).
- Sahoo, D., J. Jain, S. K. Iyer, D. L. Dill and E. A. Emerson, Multi-threaded reachability, 2005.
- Martin, M.M.K., Sorin, D.J., Hill, M.D., and Wood, D.A.: ‘Bandwidth adaptive snooping’. Proc. 8th Int. Symp. on High-performance Computer Architecture, Anaheim, CA, February 2002.
- J. Tuck, L. Ceze, and J. Torrellas. Scalable Cache Miss Handling for High Memory-Level Parallelism. In Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, Dec. 2006.
- M. M. K. Martin. Formal Verification and its Impact on the Snooping versus Directory Protocol. In International Conference on Computer Design. IEEE, Oct. 2005.
- S. Kim, D. Chandra, and Y. Solihin. Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, Sept. 2004.
- S. V. Adve and K. Gharachorloo. Shared Memory Consistency Models: A Tutorial. IEEE Computer, 29(12):66–76, Dec. 1996.
- R. Fernandez-Pascual, J. M. Garcia, M. E. Acacio, and J. Duato. A Low Overhead Fault Tolerant Coherence Protocol for CMP Architectures. In Proceedings of the Thirteenth IEEE Symposium on High-Performance Computer Architecture, Feb. 2007.
Index Terms
Keywords