CFP last date
22 April 2024
Call for Paper
May Edition
IJCA solicits high quality original research papers for the upcoming May edition of the journal. The last date of research paper submission is 22 April 2024

Submit your paper
Know more
Reseach Article

Compact CPLD Board Designing and Implemented for Digital Clock

by Rabinder Henry, Bhushan Patil, Praveen Malav
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 3 - Number 11
Year of Publication: 2010
Authors: Rabinder Henry, Bhushan Patil, Praveen Malav
10.5120/783-1108

Rabinder Henry, Bhushan Patil, Praveen Malav . Compact CPLD Board Designing and Implemented for Digital Clock. International Journal of Computer Applications. 3, 11 ( July 2010), 7-10. DOI=10.5120/783-1108

@article{ 10.5120/783-1108,
author = { Rabinder Henry, Bhushan Patil, Praveen Malav },
title = { Compact CPLD Board Designing and Implemented for Digital Clock },
journal = { International Journal of Computer Applications },
issue_date = { July 2010 },
volume = { 3 },
number = { 11 },
month = { July },
year = { 2010 },
issn = { 0975-8887 },
pages = { 7-10 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume3/number11/783-1108/ },
doi = { 10.5120/783-1108 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T19:51:38.343027+05:30
%A Rabinder Henry
%A Bhushan Patil
%A Praveen Malav
%T Compact CPLD Board Designing and Implemented for Digital Clock
%J International Journal of Computer Applications
%@ 0975-8887
%V 3
%N 11
%P 7-10
%D 2010
%I Foundation of Computer Science (FCS), NY, USA
Abstract

The work describes the design and implementation of Complex Programmable Logic Devices (CPLDs) board for many digital applications in the educational and research field laboratory in the university. The objective of designed board is to implement the digital logic, which can be used for any digital application and take advantages of CPLDs features like reconfigurable architecture, high speed operation, pin locking, in-system programming (ISP) for digital system design. This CPLD board size is relatively compact; so it can be easily mounted. On board power supply and variable frequency oscillator improves functionality of overall board. The design includes some cost effective embedded control and communication interface to build digital application to work more efficiently in the market.

References
Index Terms

Computer Science
Information Sciences

Keywords

Reconfigurable architecture CPLD Digital Design Digital Clock PLDs