Call for Paper - September 2022 Edition
IJCA solicits original research papers for the September 2022 Edition. Last date of manuscript submission is August 22, 2022. Read More

An Energy Saving Tag Cache Model

Print
PDF
International Journal of Computer Applications
© 2011 by IJCA Journal
Volume 36 - Number 8
Year of Publication: 2011
Authors:
S. Subha
10.5120/4514-6384

S Subha. Article: An Energy Saving Tag Cache Model. International Journal of Computer Applications 36(8):38-43, December 2011. Full text available. BibTeX

@article{key:article,
	author = {S. Subha},
	title = {Article: An Energy Saving Tag Cache Model},
	journal = {International Journal of Computer Applications},
	year = {2011},
	volume = {36},
	number = {8},
	pages = {38-43},
	month = {December},
	note = {Full text available}
}

Abstract

Energy consumption in caches is widely studied topic. The access to a cache line consumes energy. This paper proposes exclusive cache model that reduces the energy consumption over the tag cache model. The proposed model assumes two level exclusive cache with tag cache in level one. The tag cache consists of tag information of all cache levels. It is stored in cache in level one. An address is checked in tag cache and the corresponding line is accessed. On miss, the line is placed as in exclusive cache case updating the tag cache. The proposed model compares subsets of tag during address mapping. This turns on selectively the comparison circuitry in tag cache selectively saving energy consumption. A mathematical model is developed for the proposed model. The proposed model is simulated with SPEC2000 benchmarks. The average memory access time is comparable with tag cache with energy saving of 7%.

References

  • D.A.Patterson and J. L. Hennessy, COMPUTER ARCHITECTURE: A QUANTITATIVE APPROACH, 3rd edition, Morgan Kaufmann Publishers, 2003.
  • N.P.Jouppi, “Improving Direct-Mapped Cache Performance by the addition of a small fully-associative cache and prefetch buffers”, Proceedings of the 17th Annual Symposium on Computer Architecture, Seattle, WA, USA, pp 364-373, August, 1990.
  • N.P.Jouppi and S.J.E.Wilton, “Tradeoffs in Two-level on chip caching” Proceedings of the 21ST annual international symposium on Computer architecture, Chicago, IL, USA, pp. 34-45, April, 1994.
  • L.Zhao, R.Iyer, S.Makineni, D.Newell, L. Cheng, ” NCID: a non-inclusive cache, inclusive directory architecture for flexible and efficient cache hierarchies”, Proceedings of the 7th ACM international conference on Computing frontiers, Bertinoro, Italy , pp. 121-130, May 17-19, 2010.
  • S.McFarling, “Cache Replacement with DynamicExclusion”, Proceedings of ISCA, GoldCoast, Queensland, Australia, pp. 191-200, May 1992.
  • Y.Zheng, B.T.Davis and M.Jordan: “Performance Evaluation of Exclusion Cache Hierarchy”, IEEE International Symposium on Performance Analysis of Systems And Software, Austin, Texas, USA, pp. 89-96, March 10-12, 2004.