The week's pick
Random Articles
Reseach Article
Implementation of Power Efficient Vedic Multiplier
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 43 - Number 16 |
| Year of Publication: 2012 |
| Authors: Sree Nivas A, Kayalvizhi N |
10.5120/6188-8673
|
Sree Nivas A, Kayalvizhi N . Implementation of Power Efficient Vedic Multiplier. International Journal of Computer Applications. 43, 16 ( April 2012), 21-24. DOI=10.5120/6188-8673
Abstract
Vedic multiplier is based on the ancient algorithms (sutras) followed in INDIA for multiplication. This work is based on one of the sutras called "Nikhilam Sutra". These sutras are meant for faster mental calculation. Though faster when implemented in hardware, it consumes more power than the conventional ones. This paper presents a technique to modify the architecture of the Vedic multiplier by using some existing methods in order to reduce power. The 32 X 32 Vedic multiplier is coded in Verilog HDL and Synthesized using Synopsys Design Compiler. The performance is compared in terms of area, data arrival time and power with earlier existing architecture of Vedic multiplier. The proposed design shows very good improvements in terms of power.
References
- C. N. Marimuthu, P. Thangaraj, Aswathy Ramesan, "Low power Shift and add multiplier design", International Journal of computer science and information technology, vol. 2, no. 3, June 2010.
- Wallace, C S. "A suggestion for a fast multiplier," IEEE Transactions on Electronic Computers, vol EC-13, pp 14-17, Feb 1964.
- C. R Baugh and B. A Wooley," A Two's Complement Parallel Array Multiplication Algorithm," IEEE Transactions on Computers, Vol. 22, No 12, pp. 1045-1047, December 1973.
- Aswathy Sudhakar , D. Gokila , "Proposal for an Efficient Reconfigurable Fixed-Width Multiplier", ICNVS'10 Proceedings of the 12th international conference on Networking, VLSI and signal processing, ISBN: 978-960-474-162-5,2010
- A. D. Booth, "A signed Binary Multiplication Technique," Quart. J. Mech. Appl. Math. v, 4 part2, pp 236-240, 1951.
- P. E. Madrid, B. Miller and E. E. Swartzlander," Modified Booth Algorithm for High Radix Fixed -Point Multiplication," IEEE Transactions on Very Large Scale Integeration (VLSI) Systems, Vol . 1, No. 2, pp 118-121 June 1993.
- Honey Durga Tiwari, Ganzorig Gankhuyag, Chan Mo Kim, Yong Beom Cho, "Multiplier design based on ancient Indian Vedic Mathematics," in IEEE International SoC Design Conference, pp. II-65 - II-68, November 2008.
- Jagadguru Swami, Sri Bharati Krishsna Tirthji Maharaja," Vedic Mathematics", Motilal Banarsidas, Varanasi, India, 1986.
- Manoranjan Pradhan, Rutuparna Panda, Sushanta Kumar Sahu, "Speed Comparison of 16x16 Vedic Multipliers," International Journal of Computer Applications (0975 – 8887), vol 21– No. 6, May 2011.
- Jung-Yup Kang and Jean-Luc Gaudiot, "A Simple High - Speed Multiplier Design," IEEE trans. on computers, vol. 55, no. 10, pp. 1253-1258, October 2006.
- V. Dimitrov, K. Jarvinen, and J. Adikari, "Area-efficient multipliers based on multiple-radix representations," IEEE Transactions on Computers, vol. 60, no. 2, pp. 189 -201, February 2011.
- A. Edirisuriya and A. Madanayake, J. Adikari, v. S. Dimitrov, "An Architecture For A 7 x 7-bit Multiple-Radix Multiplier Building Block," in IEEE 54th International Midwest symposium , pp 1- 4, September 2011.
Index Terms
Keywords