Call for Paper - November 2023 Edition
IJCA solicits original research papers for the November 2023 Edition. Last date of manuscript submission is October 20, 2023. Read More

NoC based Efficient RTL Design and Verification of SoCWire BUS Protocol

Print
PDF
International Journal of Computer Applications
© 2012 by IJCA Journal
Volume 43 - Number 20
Year of Publication: 2012
Authors:
Nitin Kumar Tiwari
Ravi Kumar
R. K. Sarin
Sarabjeet Singh
10.5120/6221-8786

Nitin Kumar Tiwari, Ravi Kumar, R K Sarin and Sarabjeet Singh. Article: NoC based Efficient RTL Design and Verification of SoCWire BUS Protocol. International Journal of Computer Applications 43(20):26-30, April 2012. Full text available. BibTeX

@article{key:article,
	author = {Nitin Kumar Tiwari and Ravi Kumar and R. K. Sarin and Sarabjeet Singh},
	title = {Article: NoC based Efficient RTL Design and Verification of SoCWire BUS Protocol},
	journal = {International Journal of Computer Applications},
	year = {2012},
	volume = {43},
	number = {20},
	pages = {26-30},
	month = {April},
	note = {Full text available}
}

Abstract

System on Chip Wire (SoCWire) is a Network on Chip (NoC) based design that composed of intellectual property blocks (IP) and interconnects based on space wire standard, was successfully implemented in Venus Express Monitoring Camera (VMC) mission and proposed to implement in Solar Orbital mission in future. The efficient and accurate implementation of SoCWire is the main concern in this work. A solution for single bit error detection and correction with hamming code for 8 bit data has been proposed, so that the accuracy of the design is improved with cost of extra resources and we can save nearly 19. 2 ?s time that is required to link re-initialization also the speed of the design is improved compared to conventional Codec. For routing data of many codec from one node to many other nodes SoCWire Switch is implement with crossbar based switch for 8 ports and achieved maximum frequency 179. 743 MHz and 5% device utilization can be saved compared to [1]. These functionality and design performance are achieved with coding level change in VHDL for SoCWire. The design is synthesized on Xilinx ISE 12. 1. The Target FPGA is XCVLX-60 which belongs to Xilinx Virtex 4 QPro.

References

  • B. Osterloh, "SoCWire User Manual", www. socwire. org, 2009.
  • Sudeep Pasricha, Nikil Dutt, "On-Chip Communication Architectures", Morgan Kaufmann Publications, U. S, 2008.
  • P. Guerrier and A. Greiner, "A Generic Architecture for On-Chip Packet-Switched Interconnections," Proc. Design, Automation and Test in Europe (DATE '00), pp. 250-256, Mar. 2000.
  • ECSS, Space Engineering: SpaceWire–Links, nodes, routers, and networks, ESA-ESTEC, Noordwijk Netherlands, ECSS-E-50-12A, (January 2003).
  • SM Parkes "ECSS, Space Engineering: SpaceWire:SERIAL POINT-TO POINT LINKS", ESA- ESTEC, , Dundee, ECSS-E-50-12A,(January 2000).
  • Bjorn Osterloh, Harald Michalik, Björn Fiethe, Frank Bubenhagen "Architecture Verification of the SoCWire NoC Approach for Safe Dynamic Partia Reconfiguration in Space Applications" NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2011), Sep 2010.
  • U. K. Kumar, B. S Umashankar "Improved Hamming Code for Error Detection and Correction", ISWPC, pp. 498-500, 2007.
  • U. K. Kumar, B. S Umashankar "Improved Hamming Code for Error Detection and Correction" ISWPC-2007.
  • Simon Tam, "Single Error Correction and Double Error Detection", Application Note: Virtex-II Pro, Virtex-4, and Virtex-5 Families, Xilinx XAPP645 (v2. 2) August 9, 2006.
  • B. Osterloh, H. Michalik, B. Fiethe, F. Bubenhagen, "Enhancements of reconfigurable System-on-Chip Data Processing Units for Space Application", AHS'07. pp. 258-262, Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007), Edinburgh, August 2007.
  • B. Osterloh, H. Michalik, B. Fiethe, K. Kotarowski, "SoCWire: A Network-on-Chip Approach for Reconfigurable System-on-Chip Designs in Space Applications", NASA/ESA Conference on Adaptive Hardware and Systems, (AHS-2010), 2010