CFP last date
20 May 2024
Call for Paper
June Edition
IJCA solicits high quality original research papers for the upcoming June edition of the journal. The last date of research paper submission is 20 May 2024

Submit your paper
Know more
The week's pick
Responsive image
Enhancing Privacy Preservation: Multi-Attribute Protection with P-Sensitive K-Anonymity

Twinkle Patel Kiran Amin
Random Articles
Reseach Article

DSTN (Distributed Sleep Transistor Network) for Low Power Programmable Logic array Design

by Pradeep Singla, Kamya Dhingra, Naveen Kr. Malik
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 45 - Number 17
Year of Publication: 2012
Authors: Pradeep Singla, Kamya Dhingra, Naveen Kr. Malik
10.5120/7004-9563

Pradeep Singla, Kamya Dhingra, Naveen Kr. Malik . DSTN (Distributed Sleep Transistor Network) for Low Power Programmable Logic array Design. International Journal of Computer Applications. 45, 17 ( May 2012), 31-36. DOI=10.5120/7004-9563

@article{ 10.5120/7004-9563,
author = { Pradeep Singla, Kamya Dhingra, Naveen Kr. Malik },
title = { DSTN (Distributed Sleep Transistor Network) for Low Power Programmable Logic array Design },
journal = { International Journal of Computer Applications },
issue_date = { May 2012 },
volume = { 45 },
number = { 17 },
month = { May },
year = { 2012 },
issn = { 0975-8887 },
pages = { 31-36 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume45/number17/7004-9563/ },
doi = { 10.5120/7004-9563 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T20:37:52.821907+05:30
%A Pradeep Singla
%A Kamya Dhingra
%A Naveen Kr. Malik
%T DSTN (Distributed Sleep Transistor Network) for Low Power Programmable Logic array Design
%J International Journal of Computer Applications
%@ 0975-8887
%V 45
%N 17
%P 31-36
%D 2012
%I Foundation of Computer Science (FCS), NY, USA
Abstract

With the high demand of the portable electronic products, Low- power design of VLSI circuits & Power dissipation has been recognized as a challenging technology in the recent years. PLA (Programming logic array) is one of the important off shelf part in the industrial application. This paper describes the new design of PLA using power gating structure sleep transistor at circuit level implementation for the low power applications. The important part of the power gating design i. e. header and footer switch selection is also describes in the paper. The simulating results of the proposed architecture of the new PLA is shown and compared with the conventional PLA. This paper clearly shows the optimization in the reduction of power dissipation in the new design implementation of the PLA. The transient response of the power gates structure of PLA is also illustrate in the paper by using TINA-PRO software.

References
  1. Abdullah A, Fallah F, and Pedram M, (Jan 2007) " A robust power gating structure and power mode transition strategy for MTCMOS design" IEEE Trans. Very large Scale integration. , vol 15, No 1, pp. 80-89.
  2. Howard D. , Shi K (2006), "sleep Transistor design and implementation simple concepts yet challenges to be optimum "proc. VLSI-DAT, pp. 1-4.
  3. C. Chrisim Gnana suji, S. Maragatharaj, "Performance analysis of power gating in low power VLSI circuits" Proc. Of ICSCCN, pp. 689-694, 2011IEEE.
  4. Changbo Long and L. He. , "Distributed sleep transistor network for power reduction," IEEE Trans. Very large scale integer, vol. 12, no. 9, pp. 937-946, Sep 2004.
  5. Designing Low-Power Circuits: Practical Recipes by Luca Benini Giovanni De Micheli Enrico Macii.
  6. J. P. Uyemura, Introduction to VLSI Circuits and Systems. New York: Wiley, 2002.
  7. C. Long, J. Xiong, and L. He, "On optimal physical synthesis of sleep transistors," ill Proc. ISPD, 2004, pp. 156-161.
  8. Chang H, Lee C, and Sapatnekar S. S, (2005) "Full­chip analysis of leakage power under process variations, including spatial correlations" in Proc. Des. Autom. Coni (DAC), pp. 523-528.
  9. Pradeep Singla and Naveen Kr. Malik, " A cost- effective design of reversible programmable logic array" , International Journal of Computer applications Vol. 41(15), pp. 41-46, 2012.
  10. S. Mutoh et al. , " 1-V power supply high speed digital circuits technology with multihreshold voltage CMOS," JSSC, vol. SC-30,pp. 847-854, aug. 1995.
  11. Umea Normal et al. , " A low power high speed adders using MTCMOS Technique" International journal of computational engineering & Management, vol. 13, pp. 65-69, July 2011.
Index Terms

Computer Science
Information Sciences

Keywords

Low Power Design Sleep Transistor Header Footer Power Gating Tina- Pro Pla

Powered by PhDFocusTM