Call for Paper - January 2023 Edition
IJCA solicits original research papers for the January 2023 Edition. Last date of manuscript submission is December 20, 2022. Read More

Reconfigurable Design of Rectangular to Polar Converter using Linear Convergence

Print
PDF
International Journal of Computer Applications
© 2012 by IJCA Journal
Volume 50 - Number 5
Year of Publication: 2012
Authors:
Anurag Vijay Agrawal
Rajesh Mehra
10.5120/7768-0847

Anurag Vijay Agrawal and Rajesh Mehra. Article: Reconfigurable Design of Rectangular to Polar Converter using Linear Convergence. International Journal of Computer Applications 50(5):23-27, July 2012. Full text available. BibTeX

@article{key:article,
	author = {Anurag Vijay Agrawal and Rajesh Mehra},
	title = {Article: Reconfigurable Design of Rectangular to Polar Converter using Linear Convergence},
	journal = {International Journal of Computer Applications},
	year = {2012},
	volume = {50},
	number = {5},
	pages = {23-27},
	month = {July},
	note = {Full text available}
}

Abstract

In recent years, the growth of multimedia services and applications in digital data transmission has led to ever increasing demands of effective data transmission over the wired as well as wireless communication systems. Since digital communication systems need to deal with multimode and multiband operations on complex signals many-a-times, there is always a requirement of an efficient method for rapid phase and magnitude extraction. The proposed Rectangular to Polar Converter (RPC) has been implemented using fully parallel CORDIC, a Linear Convergence Algorithm, in vectoring mode. The design is synthesized with ISE 10. 1 software, and implemented on 2v3000fg676-4. Synthesis results show that the design is able to work at 177. 620 MHz with less hardware requirements.

References

  • David D. Hwang, Dengwei Fu, Alan N. W. , " A 400-MHz Processor for the Conversion of Rectangular to Polar Coordinates in 0. 25-µm CMOS", IEEE Journal of Solid State Circuits,vol. 38, no. 10, pp. 1771-1775, 2003.
  • Sala, F. Salidu, F. Stefani, C. Kutschenreiter, A. Baschirotto, "Design considerations and implementation of a DSP-based car-radio IF processor", IEEE Journal of Solid State Circuits,vol. 39, no. 7, pp. 1110-1118, 2004.
  • L. R. Kahn, "Single-sideband transmission by envelope limination and restoration," Proc. IRE, vol. 40, no. 7, pp. 803–806, 1952.
  • D. Rudolph, "Out-of-band emissions of digital transmissions using Kahn EER technique," IEEE Trans. Microw. Theory Tech. , vol. 50, no. 8, pp. 1979–1983, 2002.
  • C. Chen, H. Ko, Y. Wang, H. Tsao, K. Jheng, and A. Wu, "Polar transmitter for wireless communication system,"in Proc. ISPACS, pp. 613-616, 2005.
  • P. Nagle, P. Burton, E. Heaney, and F. McGrath, "A wide-band linear amplitude modulator for polar transmitters based on the concept of interleaving delta modulation," IEEE Journal of Solid-State Circuits, vol. 37, pp. 1748-1756, 2002.
  • J. Volder, "The CORDIC trigonometric computer technique," IRE Trans. Electron. Comput. , vol. EC-8, pp. 330–334, 1959.
  • R. Andraka, "A survey of CORDIC algorithms for FPGA based computers," in Proc. ACM/SIGDA 6th Int. Symp. FPGAs, Monterey, CA, pp. 191–200, 1998.
  • F. Angarita, A. Perez-Pascual, T. Sansaloni, J. Valls, "Efficient FPGA Implementation of CORDIC Algorithm for Circular and Linear coordinates", IEEE, pp. 535-538, 2005.
  • J. S. Walther, "The story of Uni?ed CORDIC," Journal of VLSI Signal Processing, vol. 25, no. 2, pp. 107–112, 2000.
  • E. Antelo, J. Villalba, "Low Latency Pipelined Circular CORDIC", ARITH-17 2005:17th IEEE Symposium on Computer Arithmetic, pp. 280-287, 2005.
  • J. Sudha, M. C Hanumantharaju, V. Venkateswarula, Jayalaxmi H, "A Novel Method for Computing Exponential Function using CORDIC Algorithm", Elsevier, SciVerse ScienceDirect, Procedia Engineering 30 (2012) , pp. 519-528, 2012.
  • Sung-Won Lee, Ki-Seok Kwon, In-Cheol Park, "Pipelined Cartesian-to-Polar Coordinate Conversion Based on SRT Division", IEEE transactions on Circuits and Systems-II: Express Briefs, Vol. 54, No. 8, pp. 680-684, 2007.
  • H. Y. Ko, Y. C. Wang, A. Y. Wu, "Digital Signal Processing Engine Design for Polar Transmitter in Wireless Communication Systems", Proc. of IEEE ISCAS Conference, pp. 6026-6029, 2005.
  • R. Gutierrez, J. Valls,"Low-Power FPGA-Implementation of Atan(Y/X) using Look-Up Table Methods for Communication Applications", Springer Journal of Signal Processing Systems (2009), Vol. 56, pp. 25-33, 2009.
  • In-seok jung, Yong-Bin Kim, "A CMOS Low-Power Digital Polar Modulator System Integration for WCDMA Transmitter", IEEE Transactions on Industrial Electronics, Vol. 59, No. 2, pp. 1154-1160, 2012.