The week's pick
Random Articles
Reseach Article
Implementation of Neural Network Back Propagation Training Algorithm on FPGA
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 52 - Number 6 |
| Year of Publication: 2012 |
| Authors: S. L. Pinjare, Arun Kumar M |
10.5120/8203-1599
|
S. L. Pinjare, Arun Kumar M . Implementation of Neural Network Back Propagation Training Algorithm on FPGA. International Journal of Computer Applications. 52, 6 ( August 2012), 1-7. DOI=10.5120/8203-1599
Abstract
This work presents the implementation of trainable Artificial Neural Network (ANN) chip, which can be trained to implement certain functions. Usually training of neural networks is done off-line using software tools in the computer system. The neural networks trained off-line are fixed and lack the flexibility of getting trained during usage. In order to overcome this disadvantage, training algorithm can implemented on-chip with the neural network. In this work back propagation algorithm is implemented in its gradient descent form, to train the neural network to function as basic digital gates and also for image compression. The working of back propagation algorithm to train ANN for basic gates and image compression is verified with intensive MATLAB simulations. In order to implement the hardware, verilog coding is done for ANN and training algorithm. The functionality of the verilog RTL is verified by simulations using ModelSim XE III 6. 2c simulator tool. The verilog code is synthesized using Xilinx ISE 10. 1 tool to get the netlist of ANN and training algorithm. Finally the netlist was mapped to FPGA and the hardware functionality was verified using Xilinx Chipscope Pro Analyzer 10. 1 tool. Thus the concept of neural network chip that is trainable on-line is successfully implemented.
References
- Martin T. Hagan, Howard B. Demuth, Mark Beale, "Neural Network Design", China Machine Press, 2002.
- Himavathi, Anitha, Muthuramalingam, "Feed forward Neural Network Implementation in FPGA Using Layer Multiplexing for Effective Resource Utilization", Neural Networks, IEEE Transactions-2007.
- Rafael Gadea, Franciso Ballester, Antonio Mocholí, Joaquín Cerdá, "Artificial neural network implementation on a single FPGA of a pipelined on-line backpropagation" ISSS Proceedings of the 13th international symposium on System synthesis, IEEE Computer Society 2000.
- M. Hajek, "Neural Networks", 2005.
- R. Rojas, "Neural Networks", Springer-Verlag, Berlin, 1996,.
- Thiang, Handry Khoswanto, Rendy Pangaldus, "Artificial Neural Network with Steepest Descent Backpropagation Training Algorithm for Modeling Inverse Kinematics of Manipulator", World Academy of Sciences, Engineering and Technology, 2009.
- B. Verma, M. Blumenstein and S. Kulkarni, "A Neural Network based Technique for Data Compression", Griffith University, Gold Coast Campus, Australia.
- Venkata Rama Prasad Vaddella, Kurupati Rama, "Artificial Neural Networks For Compression Of Digital Images: A Review", International Journal of Reviews in Computing, 2009-2010.
- Rafid Ahmed Khalil, "Digital Image Compression Enhancement Using Bipolar Backpropagation Neural Networks", University of Mosul, Iraq, 2006.
- S. Anna Durai, and E. Anna Saro,"Image Compression with Back Propagation Neural Network using Cumulative Distribution Function" World Academy of Sciences, Engineering and Technology, 2006.
- Omaima N. A. AL-Allaf, "Improving the Performance of Backpropagation Neural Network Algorithm for Image Compression/Decompression System", Journal of Computer Science 6, 2010.
Index Terms
Keywords