Efficient Router Architecture design on FPGA for Torus based Network on Chip
|
10.5120/8824-2869 |
Saraswathi Venugopal, Arokiasamy Arulanandasamy and R Ramachandran. Article: Efficient Router Architecture design on FPGA for Torus based Network on Chip. International Journal of Computer Applications 55(14):30-35, October 2012. Full text available. BibTeX
@article{key:article,
author = {Saraswathi Venugopal and Arokiasamy Arulanandasamy and R. Ramachandran},
title = {Article: Efficient Router Architecture design on FPGA for Torus based Network on Chip},
journal = {International Journal of Computer Applications},
year = {2012},
volume = {55},
number = {14},
pages = {30-35},
month = {October},
note = {Full text available}
}
Abstract
Network-on-Chip (NoC) is an emerging technology for interconnecting multiple cores on a single silicon chip. In NoCs, hardware modules such as CPU cores, memories and I/O controllers are interconnected through a suitable network topology for sharing the data. This paper proposes a Multiprocessor NoC (MPNOC) based on torus network topology using wormhole switching. This NoC architecture consists of heterogeneous processing elements and core interfacing devices. We show that the proposed novel router architecture composed of small crossbar switch with Virtual channel memory requires less logical resources and reduce the routing complexity in wormhole switching in torus which provide high throughput performance evaluation and FPGA implementation of the system results are also given.
References
- Cristian Constantinescu et al "Impact of Deep Submicron Technology on Dependability of VLSI Circuits",DSN '02 Proceedings of the 2002 International Conference on Dependable Systems and Networks.
- SuganyaK. ,Nagarajan, V. "Efficient run-time task allocation in reconfigurable multiprocessor System-on-Chip with Network-on-Chip",Computer, Communication and Electrical Technology (ICCCET), 2011 International Conference DOI : 10. 1109/ICCCET. 2011. 5762458.
- William J. Dally and Brian Towles,"Route Packets, Not Wires: On-Chip Interconnection Networks", 2001 ACM 1-58113-297-2/01/0006.
- YiboXue et al, "Network caching for Chip Multiprocessors", Performance Computing and Communications Conference (IPCCC), 2009 IEEE 28th International.
- Yaoyao Ye et al,"A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip", ACM Journal on Emerging Technologies in Computing Systems (JETC) Volume 8 Issue 1, February 2012 Article No. 5.
- Boris Grot et al, "Kilo-NOC: A Heterogeneous Network-on-Chip Architecture for Scalability and Service Guarantees" SCA'11, June 4–8, 2011, San Jose, California, USA. ACM 978-1-4503-0472-6/11/06
- T. Bjerregaard and S. Mahadevan, "A survey of research and practices of network-on-chip," ACM Comp. Surveys, vol. 38, no. 1, pp. 1–51, Mar. 2006.
- Kangmin Lee et al "Low-power network-on-chip for high-performance SoC design", Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
- E. Salminen, A. Kulmala, and T. H¨am¨al¨ainen, "On network-on-chip comparison," in Euromicro DSD, Aug. 2007, pp. 503–510.
- Luca Benini, Giovanni De Micheli, "Networks on Chips: A New SoC Paradigm. ", IEEE Computer, January 2002 (Vol. 35, No. 1), pp. 70-78.
- www. altera. com/literature/wp/wp-01149-noc-qsys. pdf
- Saourbh Singh Mehra et al "FPGA based Network-on-Chip Designing Aspects" National Conferenceon Advanced Computing and Communication Technology | ACCT-10|