Call for Paper - May 2023 Edition
IJCA solicits original research papers for the May 2023 Edition. Last date of manuscript submission is April 20, 2023. Read More

Study and Defect Characterization of a Universal QCA Gate

International Journal of Computer Applications
© 2013 by IJCA Journal
Volume 74 - Number 15
Year of Publication: 2013
S. Ghosal
D. Biswas

S Ghosal and D Biswas. Article: Study and Defect Characterization of a Universal QCA Gate. International Journal of Computer Applications 74(15):38-44, July 2013. Full text available. BibTeX

	author = {S. Ghosal and D. Biswas},
	title = {Article: Study and Defect Characterization of a Universal QCA Gate},
	journal = {International Journal of Computer Applications},
	year = {2013},
	volume = {74},
	number = {15},
	pages = {38-44},
	month = {July},
	note = {Full text available}


Quantum-dot Cellular Automata (QCA) offers a new computing paradigm in nanotechnology and is being considered as the future alternative to state-of-the art CMOS designs. The first introduced logic element, the Majority Voter (MV) led to prohibitively large and complex circuits having both uncomplemented and complemented variables. Subsequently many proposals have been made namely AOI and NNI to overcome these shortcomings. In this work we focus on a novel nanostructure (DPNNI) with double polarisation inputs which uses NAND/NOR gates as the basic building blocks, similar to conventional digital logic circuits. Simulation result shows a minimum of 43% to a maximum of 176% reduction in size of circuits with this structure in comparison to that with the AOI and NNI gates. The widespread acceptance of QCA in logic design demands investigation of defect tolerance of QCA circuit elements. Hence the defect tolerance of the proposed structure with respect to misalignment of the cells in the NAND/NOR structure have also been analyzed. Noise margin is an important figure of merit in digital circuits. The Noise Margin of this proposed structure has also been studied and it is shown to exhibit a high impedance state corresponding to a tristated structure. The fault tolerant properties of the proposed universal gate has been evaluated through simulation with QCA Designer.


  • International technology roadmap for semiconductors: 2001, Semiconductor Industries Association, San Jose, CA,
  • C. S. Lent, P. D. Taugaw, W. Porod, and G. H. Bernstein," Quantum cellular automata," Nanotechnology, Vol. 4, pp. 49-57, 1993.
  • C. S. Lent and P. D. Tougaw, 1997 "A device architecture for computing with quantum dots," Proc. IEEE, vol. 85, no. 4, pp. 541–557.
  • Momenzadeh,M; Jing Huang Tahoori; M. B. Lombardi, "Characterization,test and logic synthesis of and-or-inverter(AOI) gate design for QCA implementation," IEEE Trans. Computer-Aided Design of integrated Circuits and Systems,vol. 24,pp1881-1893,12,Dec. 2005
  • B. Sen and B. K. Sikdar,"Characterisation of universal Nand-Nor-Inverter QCA gate"11th IEEE VLSI Design and Test Symposium,Kolkata,August 8-11,2007
  • Kunal Das and Debashis De "A Novel Approach for AOI gate design for QCA",International conference on Computers and Devices for Communication ,2009
  • K. Walus. (2002) ATIPS Laboratory QCADesigner Homepage. ATIPS Laboratory, Univ. Calgary, Calgary, Canada. [Online]. Available:http://www. atips. ca/projects/qcadesigner
  • I. Amlani et al. ,2000 "Experimental demonstration of a leadless quantum-dot cellular automata cell," Appl. Phys. Lett. , vol. 77, no. 5, pp. 738–740.
  • A. Orlov et al. ,2000 "Experimental demonstration of clocked single-electron switching in quantum-dot cellular automata," Appl. Phys. Lett. , vol. 77, no. 2,pp. 295–297.
  • K. Walus, Schulaf and Julliaen et al, 2004 "Circuit design based on majority gates for application with Quantum dot cellular automata" in Proc IEEE Nanotechnology conf, vol 4, page 1350- 135.
  • I. Amlani, A. O. Orlov, G. Toth, C. S. Lent, G. H. Bernstein and G. L. Snider, "Digital logic gate using quantum-dot cellularautomata," Applied Physics Letters, pol. 74, pp. 2875, 1999
  • Tougaw, P. Douglas, Lent, Craig S," Logical devices implemented using quantum cellular automata", Journal of Applied Physics75(3): Feb 1, 1994, pp1818-1825. M. Momenzadeh, M. Ottavi, F. Lombardi, "Modeling QCA defectst molecular level in combinational circuits," in Proc. DFT in VLSISystems, Monterey, CA, USA, Oct. 2005, pp. 208–216.
  • M. B Thoori, J. Huang, M. Momenzadeh, and . Lombardi, "Testing of quantum Cell automata" IEEE Trans. Nanotechnol. ,vol. 3, no4. pp432-442,Dec. 2004
  • M. B. Tahoori, M. Momenzadeh, J. Huang, and F. Lombardi, "Def ects and faults in quantum cellular automata at nano scale," in Proc. VLSI Test Symp. , Napa Valley, CA, 2004, pp. 291–296.
  • A. Fijany and B. N. Toomarian, "New design for quantumdot cellular automata to obtain fault tolerant logic gates"Journal of Nanoparticle Res. ,vol. 3 ,pp 27-37,2001
  • Bo Mar, Jason George, Paul Hassler "Error immune logic for low power probabilistic computing"VLSI Design 2010 Article ID 460312
  • S. Karthigai Lakshmi and G. Athistha"Efficient Design of Logical Structures and Functions using nanotechnology based Quantum dot cellular automata design",Int. Journ of Comp. Appl. vol3,No. 5,2010
  • Edts:F. Lombardi,J. Huang Artech House "Design and Test of Digital circuits by Quantum dot Cellular automata"