Call for Paper - March 2023 Edition
IJCA solicits original research papers for the March 2023 Edition. Last date of manuscript submission is February 20, 2023. Read More

Design of an Effective Charge Pump-Phase Locked Loops Architecture for RF Applications

International Journal of Computer Applications
© 2013 by IJCA Journal
Volume 74 - Number 3
Year of Publication: 2013
Intissar Toihria
Rim Ayadi
Mohamed Masmoudi

Intissar Toihria, Rim Ayadi and Mohamed Masmoudi. Article: Design of an Effective Charge Pump-Phase Locked Loops Architecture for RF Applications. International Journal of Computer Applications 74(3):38-44, July 2013. Full text available. BibTeX

	author = {Intissar Toihria and Rim Ayadi and Mohamed Masmoudi},
	title = {Article: Design of an Effective Charge Pump-Phase Locked Loops Architecture for RF Applications},
	journal = {International Journal of Computer Applications},
	year = {2013},
	volume = {74},
	number = {3},
	pages = {38-44},
	month = {July},
	note = {Full text available}


Analog and mixed architectures design with high performance suffered from many difficulties due to low power supply, consumption, and the trend toward reducing the size of the circuit. Currently, these performances are considered one of the main constraints in analog design. Characterized and designed of mixed circuits such as Charge Pump-Phase Locked Loops (CP-PLLs) is a challenge in mixed-signal integrated circuits design. In this paper, an effective CMOS CP-PLLs architecture for RF applications that operates at a low power supply 2V into a large range frequency is presented. The proposed CP-PLLs architecture has two novel design blocks which are respectively Phase Frequency Detector (PFD) and Voltage Controlled Oscillator (VCO). The key advantage of the two novel designs is that uses a simple circuit, provide more stable operation compared with other structures recently used and reduce the chip area overhead. Also, the novel VCO design solved the problems caused by recent structures. The CP-PLLs is designed and evaluated using electrical simulator tolls (ADS) with 0. 35?m AMS CMOS technology. Simulations results show a good performance and the effectiveness of the proposed structure.


  • B Razavi, Monolithic, Phase-Locked Loops and Clock Recovery Circuits; Theory and Design, IEEE Press 1996.
  • F. M. Gardner, Phase Lock Techniques, 2nd ed. , New York, Wiley, 1979.
  • C. Munker, B. -U. Klepser, B. Neurauter, and C. Mayer, Digital RF CMOS transceivers for GPRS and EDGE, in IEEE Radio Frequency Integrated Circuits (RFIC) Symp. Dig. of Papers, 2005, pp. 265–268.
  • Intissar Toihria, Rim Ayadi and Mohamed Masmoudi, An Effective CMOS Charge Pump-Phase Frequency Detector Circuit for PLLs Applications, International Multi-Conference on Systems, Signals & Devices (SSD) Hammamet, Tunisia, March 18-21, 2013
  • Chun-Lung Hsu, IEEE Member, Yiting Lai, and Shu-Wei Wang, Built-In Self-Test for Phase-Locked Loops. IEEE Transactions on instrumentation and measurement, VOL. 54, NO. 3, JUNE 2005.
  • Debashis Mandal and T. K. Bhattacharyya, Implementation of CMOS Low-power Integer-N Frequency Synthesizer for SOC Design, Journal of Computers, VOL. 3, NO. 4, Avril 2008.
  • Deng Wen-Juan, Liu Shubo, Wang Song, Chen Jian, Zou Jijun, On The Design Of The Charge Pump PLL In Video Decoder, Journal of Theoretical and Applied Information Technology, 15th October 2012. Vol. 44 No. 1
  • F. M. Gardner, Charge-Pump Phase-Lock Loops, IEEE Trans. Communication, vol. COM-28, 1849–1858, Nov. 1980.
  • C. A. Sharpe, A 3-state phase detector can improve your next PLL design, EDN, pp. 55-59, Sept. 1976.
  • Dirk Pfaff, Frequency Synthesis for Wireless Transceivers, Swiss Federal Institute of Technology Zurich, 2003.
  • J. -J. Charlot, N. Milet-Lewis, T. Zimmer and H. Lévi (BEAMS Association). VHDL-AMS for mixed technology and mixed signal, an overview.
  • A Novel Built-In Self-Test Architecture for Charge-Pump Phase Locked Loops. J. Ramesh and K. Gunavathi. ICGST-PDCS Journal, Volume 7, Issue 1, May, 2007
  • Ashish Tiwari, Prof Anil Kumar Sahu, Dr. G. R. Sinha, Design for Testability architecture using the existing elements of CP-PLL for Digital Testing Applications in VLSI ASIC Design, International Journal of VLSI & Signal Processing Applications, Vol. 2,Issue 1, Feb 2012, (56-64).
  • Hsiang-Hui Chang, Student Member, IEEE, Jyh-Woei Lin, Ching-Yuan Yang, Member, IEEE, and Shen-Iuan Liu, Member, Wide-Range Delay-Locked Loop With a Fixed Latency of One Clock Cycle, IEEE. IEEE Journal of Solid-State Circuits, VOL. 37, NO. 8, AUGUST 2002
  • Jyoti Gupta Ankur Sangal and Hemlata Verma High Speed CMOS Charge Pump Circuit for PLL Applications Using 90nm CMOS Technology. World Applied Sciences Journal 16(Special Issue on Recent Trends in VLSI Design): 63-69, 2012 ISSN 1818-4952 IDOSI Publications, 2012.
  • Pascal ACCO, Etude de la boucle à verrouillage de phase par impulsions de charge Prise en compte des aspects hybrides, Décembre 2003.
  • K. Holladay, Design a PLL for specific loop bandwidth, END EUROPE, pp 64-66, October 2000
  • Ahmed FAKHFAKH, Contribution à la modélisation comportementale des circuits radiofréquence, 11 Janvier 2002
  • Retdian, N. , Takagi, S. and Fujii, N. , "Voltage controlled ring oscillator with wide tuning range and fast voltage swing", IEEE Asia-Pacific Conference, ASIC on 2002. Proceedings, pp 201 – 204, Aug. 2002.
  • Florence Azaïs, Yves Bertrand, and Michel Renovell, André Ivanov and Sassan Tabatabaei, An All-Digital DFT Scheme for Testing Catastrophic Faults in PLLs, IEEE Design & Test of Computers January–February 2003
  • Jiren Yuan and Christer Svensson, High-Speed CMOS Circuit Technique, IEEE Journal of Solid-State Circuits. VOL. 24, NO. 1, FEBRARY 1989.
  • Jiren Yuan and Christer Svensson, New Single-Clock CMOS Latches and Flip-Flops with Improved Speed and Power Savings, IEEE Journal of Solid-State Circuits. VOL. 32, NO. 1, FEBRARY 1997.
  • Designing Sequential Logic Circuits, chapitre7
  • J. Ramesh, P. T. Vanathi, K. Gunavathi, Thirunavukkarasu K. A, Sivasubramanian. M, Fault classification in PLL using back propagation neutral network, International Journal of Soft Computing Applications, Issue 3 pp. 77-95 2008.