Call for Paper - May 2023 Edition
IJCA solicits original research papers for the May 2023 Edition. Last date of manuscript submission is April 20, 2023. Read More

Design of 12 bit Successive Approximation Analog-to-Digital Converter

International Journal of Computer Applications
© 2013 by IJCA Journal
Volume 74 - Number 6
Year of Publication: 2013
Seema Malik
Sunil Nandal

Seema Malik and Sunil Nandal. Article: Design of 12 bit Successive Approximation Analog-to-Digital Converter. International Journal of Computer Applications 74(6):1-6, July 2013. Full text available. BibTeX

	author = {Seema Malik and Sunil Nandal},
	title = {Article: Design of 12 bit Successive Approximation Analog-to-Digital Converter},
	journal = {International Journal of Computer Applications},
	year = {2013},
	volume = {74},
	number = {6},
	pages = {1-6},
	month = {July},
	note = {Full text available}


In this paper, a 12 bit Successive Approximation Analog to Digital Converter has been designed which has high resolution, less power consumption and medium speed. The circuit has been designed and simulated on Cadence tool in 0. 35µm AMS technology with a supply voltage of 3. 3V. Different ADC architectures are present but this SAR ADC has a salient feature of providing high resolution with increased accuracy. In this all the building blocks of SAR ADC have been designed such that they meet the desired specifications. The time domain comparator is used such as to obtain low power consumption. The layout of all the blocks has been done on Cadence Virtuoso and process corner analysis is also done to meet the desired specifications.


  • H. A. Hasanet et. al. , "Design of 8 bit SAR ADC", Proceedings of IEEE 2009 Student Conference on Research and Development.
  • A. Agnes, et. al. , "A 9. 4-ENOB 1V 3. 8µW 100kS/s SAR ADC with time-domain comparator," IEEE ISSCC, pp. 246-247, 2008.
  • Phillip E. Allen, Douglas R. Hollberg, "CMOS Analog Circuit Design Textbook", Oxford University Press, Fifth Impression 2008.
  • C. Jun, R. Feng and X. Mei-Hua, "IC Design of 2Ms/s 10-bit SAR ADC with Low Power," Proceedings of HDP 2007, IEEE.
  • K. Abdel-Halim, L. MacEachern and S. A. Mahmoud, "A nanowatt adc for ultra-low-power applications," in Circuits and Systems, 2006. ISCAS'06. Proceedings of the 2006 International Symposium on, vol. 1, pp. 617-20.
  • S. Kang, Y. Leblebici, "CMOS Digital Integrated Circuits", Third Edition. Tata McGraw Hill 2003.
  • Jens Sauerbrey et. al, "A 0. 5V, 1µm Successive Approximation ADC," IEEE Journal of Solid-State Circuits, vol. 38, no. 7, pp. 1261-1265, July 2003.
  • Micheal D. Scott, Benhard E. Boser ,Kristofer S. J. Pister, "An Ultra Low Energy ADC for Smart Dust" IEEE Journal of Solid-State Circuits, vol. 38, no. 7, pp. 1123-1129,July 2003.
  • J. M. Raeby, A. Chandrakasan, B. Nikolic, "Digital Integrated Circuits, A Designing Perspective (2nd edition), "Prentice Hall, Electronics and VLSI Series.
  • R. J. Baker, CMOS: Circuit Design Layout and Simulation, Third Edition, Wiley-IEEE Press 1998.
  • J. L. McCreary, "AII-MOS Charge Redistribution Analog-to-Digital Conversion Techniques-Part I", IEEE journal of solid state circuits, 1975.