CFP last date
20 May 2024
Reseach Article

A 1.5-V, 10-bit, 200-MS/s CMOS Pipeline Analog-to-Digital Converter

by Manju Devi, Arunkumar P Chavan, K. N Muralidhara
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 88 - Number 7
Year of Publication: 2014
Authors: Manju Devi, Arunkumar P Chavan, K. N Muralidhara
10.5120/15366-3869

Manju Devi, Arunkumar P Chavan, K. N Muralidhara . A 1.5-V, 10-bit, 200-MS/s CMOS Pipeline Analog-to-Digital Converter. International Journal of Computer Applications. 88, 7 ( February 2014), 35-39. DOI=10.5120/15366-3869

@article{ 10.5120/15366-3869,
author = { Manju Devi, Arunkumar P Chavan, K. N Muralidhara },
title = { A 1.5-V, 10-bit, 200-MS/s CMOS Pipeline Analog-to-Digital Converter },
journal = { International Journal of Computer Applications },
issue_date = { February 2014 },
volume = { 88 },
number = { 7 },
month = { February },
year = { 2014 },
issn = { 0975-8887 },
pages = { 35-39 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume88/number7/15366-3869/ },
doi = { 10.5120/15366-3869 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T22:07:01.764378+05:30
%A Manju Devi
%A Arunkumar P Chavan
%A K. N Muralidhara
%T A 1.5-V, 10-bit, 200-MS/s CMOS Pipeline Analog-to-Digital Converter
%J International Journal of Computer Applications
%@ 0975-8887
%V 88
%N 7
%P 35-39
%D 2014
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Analog-to-digital converters (ADCs) are required in almost all communication and signal processing applications. This paper describes a 1. 5-v, 10-bit, 200-Msample/s pipeline analog-to-digital converter in 0. 18-µm CMOS technology. The entire circuit architecture is built with a modular approach consisting of identical units organized into an easily expandable pipeline chain. The converter uses ten stage pipelined architecture with fully differential analog circuits, with a full-scale sinusoidal input at 10 MHz's A special focus is made on pipelined ADC for its superior performance in terms of speed and resolution.

References
  1. T. B. Cho, D. W. Cline, S. G. COIUOY and P. Gray, "Design Considerations for Low- Power, High-Speed CMOS Analog Digital Converters, "Proceedings of the IEEE Symposium on Low Power Electronics, pp. 70-73, 1994.
  2. Dwight U. Thomson and Bruce A. Wooley, "A 15-b pipelined CMOS floating point A/D converter, " Journal of IEEE Solid State Circuit,vol. 36, no. 2, February 2001.
  3. Timothy M. Hancock and Scott M. Pernia and Adam C. Zeeb, " A Digitally corrected 1. 5 bits/stage low-power 80 Ms/s 10-bits pipelined ADC, " EECS 589-02 University of Minchigan Tech. rep. , December 2002.
  4. Analog Devices Data-converter Handbook. Analog Devices Inc.
  5. Philip E. Allen, Douglas R. Holberg, "CMOS Analog Circuit Design", Second Edition, Oxford University Press:
  6. R. Jacob Baker, Harry W. L. i, David E. Boyce, "CMOS Circuit Design, Layout, And Simulation", IEEE Press.
  7. Design of Analog CMOS Integrated Circuits, Tata McGraw Hill: Behazad Razavi.
  8. R. H. Walden, "Analog-to-digital converter survey and analysis," IEEE J. Sel. Areas Commun. , vol. 17, no. 4, pp. 539–550, Apr. 1999.
  9. A. M. Abo and P. R. Gray, A 1. 5-V 10-bit 14. 3Ms/s CMOS pipeline analog-to-digital converter, IEEE J. Solid State Circuits, vol. 34, pp. 599-605, May. 1999.
  10. B. Murmann and B. E. Boser, "A 12b 75MS/s pipelined ADC using open-loop residue amplification," ISSCC Dig. Tech. Papers, pp. 328-329, Feb. 2003
Index Terms

Computer Science
Information Sciences

Keywords

Analog-to-Digital converters (ADCs) Pipeline High Speed