Call for Paper - January 2024 Edition
IJCA solicits original research papers for the January 2024 Edition. Last date of manuscript submission is December 20, 2023. Read More

Design of Multipath Delay Commutator Architecture based FFT Processor for 4th Generation Systems

International Journal of Computer Applications
© 2014 by IJCA Journal
Volume 89 - Number 12
Year of Publication: 2014
Amjadha. A
E. Konguvel
J. Raja

Amjadha.a, E.konguvel and J.raja. Article: Design of Multipath Delay Commutator Architecture based FFT Processor for 4th Generation Systems. International Journal of Computer Applications 89(12):23-28, March 2014. Full text available. BibTeX

	author = {Amjadha.a and E.konguvel and J.raja},
	title = {Article: Design of Multipath Delay Commutator Architecture based FFT Processor for 4th Generation Systems},
	journal = {International Journal of Computer Applications},
	year = {2014},
	volume = {89},
	number = {12},
	pages = {23-28},
	month = {March},
	note = {Full text available}


The FFT/IFFT processor is widely used in various areas such as 4G telecommunications, speech and image processing, medical electronics and seismic processing, etc. In this paper an efficient implementation of FFT/IFFT processor for multiple input multiple output-orthogonal frequency division multiplexing (MIMO-OFDM) systems with variable length is presented. This paper opts memory scheduling and Multipath Delay Commutator (MDC) as the hardware architecture. Radix-Ns butterflies are used at each stage, where Ns denote the number of data streams, so that there is only one butterfly is used in each stage. For area and time optimization and to reduce power consumption, the Read Only Memories (ROM'S) which is used to store twiddle factor is replaced by complex multiplier. The design reduces the use of logic elements to 2. 21% from 10. 46% and achieves a maximum clock set up time of 3. 981ns (251. 19MHz) and worst case Tco of 49. 314ns. The result shows the advantages of the proposed scheme in terms of area and power consumption.


  • B. M. Baas (1999), 'A low-power, high-performance, 1024-point FFT processor,' IEEE J. Solid-State Circuits, Vol. 34, no. 3, pp 380–387.
  • Chu Yu, Mao-Hsu Yen, Pao-Ann Hsiung, and Sao-Jie Chen,(2011),' A Low-Power 64-point Pipeline FFT/IFFT Processor for OFDM Applications 'IEEE transaction,Vol 57 no. 1
  • Kai-Jiun Yang, Shang-Ho Tsai, and Gene C. H. Chuang, (2013), 'MDC FFT/IFFT processor with variable length for MIMO-OFDM systems' IEEE transaction, Vol. no. 21, pp- 4.
  • M. S. Patil, T. D. Chhatbar, and A. D. Darji, (2010), "An area efficient and low power implementation of 2048 point FFT/IFFT processor for mobile WiMAX," in Proc. Int. Conf. Signal Process. Commun, pp. 1–4.
  • S. He and M. Torkelson (1996), "A new approach to pipeline FFT processor," IEEE Int. Parallel Process. Symp. pp. 766–770.
  • T. Sansaloni, A. Perex-Pascual, V. Torres,(2005), "Efficient pipeline FFT processors for WLAN MIMO-OFDM systems," Electron. Lett. Vol. 41, no. 19, pp. 1043–1044.
  • W. Fan and C. S. Choy (2012), "Robust, low-complexity, and energy efficient downlink Baseband receiver design for MB-OFDM UWB system," IEEE Trans. Circuits Syst. I, Reg. papers, Vol. 59, no. 2, pp. 399–408.
  • Y. Chen, Y. W. Lin and C. Y. Lee (2006), "A block scaling FFT/IFFT processor for WiMAX applications," in Proc. IEEE Asian Solid-State Circuits Conf. , pp. 203–206.
  • Y. W. Lin, H. Y. Liu and C. Y. Lee (2004), "A Dynamic Scaling FFT Processor for DVB-T Applications," IEEE journal of solid-state circuits, Vol. 39, no. 11.
  • Y. W. Lin and C. Y. Lee (2007), "Design of an FFT/IFFT processor for MIMO -OFDM Systems," IEEE Trans. Circuits Syst. I, Reg. Papers, Vol. 54, no. 4, pp 807–815.