Call for Paper - April 2023 Edition
IJCA solicits original research papers for the April 2023 Edition. Last date of manuscript submission is March 20, 2023. Read More

Design and FPGA Implementation of High Speed Vedic Multiplier

International Journal of Computer Applications
© 2014 by IJCA Journal
Volume 90 - Number 16
Year of Publication: 2014
Sudeep. M. C
Sharath Bimba. M
Mahendra Vucha

Sudeep.m.c, Sharath Bimba.m and Mahendra Vucha. Article: Design and FPGA Implementation of High Speed Vedic Multiplier. International Journal of Computer Applications 90(16):6-9, March 2014. Full text available. BibTeX

	author = {Sudeep.m.c and Sharath Bimba.m and Mahendra Vucha},
	title = {Article: Design and FPGA Implementation of High Speed Vedic Multiplier},
	journal = {International Journal of Computer Applications},
	year = {2014},
	volume = {90},
	number = {16},
	pages = {6-9},
	month = {March},
	note = {Full text available}


Multiplication is an operation much needed in Digital Signal Processing for various applications. This paper puts forward a high speed Vedic multiplier which is efficient in terms of speed, making use of Urdhva Tiryagbhyam, a sutra from Vedic Math for multiplication and Kogge Stone algorithm for performing addition of partial products and also compares it with the characteristics of existing respective algorithms. The below two algorithms aids to parallel generation of partial products and faster carry generation respectively, leading to better performance. The code is written in Verilog HDL and implemented on Xilinx Spartan 3 and Spartan 6 FPGA kit using Xilinx ISE 9. 1i. The propagation delay of the implemented architecture is obtained to be 28. 699ns and 15. 752ns respectively.


  • Jagadguru Swami, Sri Bharati Krishna, Tirthaji Maharaja, "Vedic Mathematics or Sixteen Simple Mathematical Formulae from the Veda, Delhi (1965)", Motilal Banarsidass, Varanasi, India.
  • Ramchandran. S and Kruthi. S. Pande. May-June 2012. "Design, Implementation and Performance Analysis of an Integrated Vedic Multiplier Architecture. " Amrita college of engineering, Bangalore.
  • Samir Palnitkar. "Verilog HDL, A guide to Digital Design and Synthesis. " 2nd edition. Dorling Kindersley and Pearson Education, Inc. 2008.
  • Poornima M. , Shivaraj Kumar Patil, Shivukumar, Shridhar K P and Sanjay H. May, 2013. "Implementation of Multiplier using Vedic Algorithm". MVJCE, Bangalore.
  • PushpalataVerma and K. K. Mehta. June 2012. "Implementation of an efficient Multiplier based on Vedic Mathematics using EDA tool. "
  • Peter M. Kogge and Harold S. Stone. August 1973. "A Parallel algorithm for the efficient solution of a general class of recurrence equations. "
  • Pavan Kumar U. C. S, Saiprasad Goud A and A. Radhika. March 2013. "FPGA Implementation of High Speed 8-bit Vedic Multiplier Using Barrel Shifter. "
  • Neil H. E. Weste and Kamran Eshraghian. "Principles of CMOS VLSI Design. " 3rd edition. Addision-Wesley Reading, MA.
  • Pakkiraiah Chakali, Madhu Kumar Patnala. February 2013. "Design of High Speed Kogge-Stone Based Carry Select Adder. "
  • P. Annapurna Bai, M. Vijaya Laxmi. August 2013. "Design of 128-bit Kogge-Stone Low Power Parallel Prefix VLSI Adder for High Speed Arithmetic Circuits. "
  • Abhijith Kini G. September 2011. "Asynchronous Hybrid Kogge-Stone Structure Carry Select Adder Based IEEE-754 Double-Precision Floating-Point Adder. " Department of Electronics and Communication Engineering, National Institute of Technology Karnataka, NITK-Surathkal. Surathkal, Karnataka 575025, India.