The week's pick
Reseach Article
ASIC Implementation of 32 and 64 bit Floating Point ALU using Pipelining
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 94 - Number 17 |
| Year of Publication: 2014 |
| Authors: Dave Omkar R., Aarthy M. |
10.5120/16452-6184
|
Dave Omkar R., Aarthy M. . ASIC Implementation of 32 and 64 bit Floating Point ALU using Pipelining. International Journal of Computer Applications. 94, 17 ( May 2014), 27-35. DOI=10.5120/16452-6184
Abstract
The 32-bit and 64-bit Floating point Arithmetic Logic Unit is a main part in the design of computers. The Aim of this paper is high performance through the pipelining concept compared to non-pipelining. This ALU includes all the arithmetic and logical operations. The Pipelined modules are independent of each other. The novelty is to design pipelined modules like left shift, right shift, increment, decrement and logical modules. The Arithmetic pipelined modules are also modified. These modules use single and double precision IEEE 754 standard to carry out the required operation. All modules in the ALU design are realized using Verilog HDL. Test vectors are given to the inputs of the floating point ALU to testify its functionality. The simulation is carried out with ModelSim 6. 5b simulator and RTL synthesis is done with RTL Compiler tool in Cadence. Physical design of this architecture is done with SoC Encounter cadence tool in 180nm technology.
References
- Rajit Ram Singh, Asish Tiwari, Vinay Kumar Singh, Geetam S Tomar," VHDL environment for floating point Arithmetic Logic Unit -ALU design and simulation", 2011 International Conference on Communication Systems and Network Technologies.
- Kai Hwang Book,"Advanced Computer Architecture".
- ANSI WEE STD 754-1985, "IEEE Standard for Binary Floating-Point Arithmetic", IEEE, New York, 1985.
- Mamu Bin Ibne Reaz, MEEE, Md. Shabiul Islam, MEEE, Mohd. S. Sulaiman, MEEE," Pipeline Floating Point ALU Design using VHDL" ICSE2002 Proc. 2002 , Penang, Malaysia.
- Shao Jie, Ye Ning, Zhang Xiao-Yan," An IEEE compliant Floating-point Adder with the Deeply Pipelining paradigm on FPGAs", 2008 International Conference on Computer Science and Software Engineering.
- Prashant Gurjar, Rashmi Sola Pooja Kansliwal, Mahendra Vucha, "VLSI Implementation of Adders for High Speed ALU.
- A. Anand Kumar Book," Fundamentals of Digital Circuits".
- V. Narasimha rao, V. Swathi," Normalization on floating point multiplication using Verilog HDL", International Journal of VLSI and Embedded Systems-IJVES, ISSN: 2249 – 6556.
- Poornima M, Shivaraj Kumar Patil, Shivukumar , Shridhar K P , Sanjay H," "Implementation of Multiplier using Vedic Algorithm" International Journal of Innovative Technology and Exploring Engineering (IJITEE), ISSN: 2278-3075, Volume-2, Issue-6, May 2013.
- Itagi Mahi P. and S. S. Kerur " Design and Simulation of Floating Point Pipelined ALU Using HDL and IP Core Generator" ISSN 2277– 4106©2013 INPRESSCO.
- Sukhmeet Kaur, Suman, Manpreet Singh Manna, Rajeev Agarwal," VHDL Implementation of Non Restoring Division Algorithm Using High Speed Adder/Subtractor" International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering Vol. 2, Issue 7, July 2013.
- Shuchita Pare, Dr. Rita Jain,"32 Bit Floating Point Arithmetic Logic Unit A LU Design and Simulation,"IJETECS, Vol-1, Issue 8, December 2012.
- Deepti Shrivastava,Rajesh Nema," Double Precision floating point ALU Implementation using VHDL" ,International Journal of Advanced Electronics &communication systems Approved by CSIR-NISCAIR ISSN NO:2277-7318.
- V. Vinay Chamkur, Chetana. R," Design and Implementation of IEEE-754 Addition and Subtraction for Floating Point Arithmetic Logic Unit ", in Proceedings of International Conference on Computer Science, Information and Technology, Pune, ISBN-978-93-81693-83-4, 23rd June, 2012.
- Surendra Singh Rajpoot, Nidhi Maheshwari, D. S. Yadav, "Design and Implementation of efficient 32-bit floating Point multiplier using verilog", International Journal of Engineering and Computer Science,Vol-2 ,Issue 6,June 2013,Page no. 2098-2101.
- A book on "Verilog HDL: A Guide to Digital Design and Synthesis" by. Samir Palnitkar , second edition.
- A User Manual on "GUI Guide for Encounter® RTL Compiler" by cadence®, Product Version 6. 1, June, 2006.
- A User Manual on "Using Encounter® RTL Compiler" by cadence®, Product Version 9. 1, September 14, 2009.
- Website:http://babbage. cs. qc. cuny. edu/IEEE-754. old/32bit. html.
- Website:http://www. academic. marist. edu/~jzbv/architecture/MultiplicationDivisionFP. htm.
Index Terms
Keywords