CFP last date
22 July 2024
Reseach Article

Reconfigurable CPL Adiabatic Gated Logic –RCPLAG based Universal NAND/NOR Gate

by Manoj Sharma, Arti Noor
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 95 - Number 26
Year of Publication: 2014
Authors: Manoj Sharma, Arti Noor

Manoj Sharma, Arti Noor . Reconfigurable CPL Adiabatic Gated Logic –RCPLAG based Universal NAND/NOR Gate. International Journal of Computer Applications. 95, 26 ( June 2014), 27-32. DOI=10.5120/16961-7078

@article{ 10.5120/16961-7078,
author = { Manoj Sharma, Arti Noor },
title = { Reconfigurable CPL Adiabatic Gated Logic –RCPLAG based Universal NAND/NOR Gate },
journal = { International Journal of Computer Applications },
issue_date = { June 2014 },
volume = { 95 },
number = { 26 },
month = { June },
year = { 2014 },
issn = { 0975-8887 },
pages = { 27-32 },
numpages = {9},
url = { },
doi = { 10.5120/16961-7078 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
%0 Journal Article
%1 2024-02-06T22:20:29.681430+05:30
%A Manoj Sharma
%A Arti Noor
%T Reconfigurable CPL Adiabatic Gated Logic –RCPLAG based Universal NAND/NOR Gate
%J International Journal of Computer Applications
%@ 0975-8887
%V 95
%N 26
%P 27-32
%D 2014
%I Foundation of Computer Science (FCS), NY, USA

In precursory efforts authors have illustriously consolidated the benefits of CPL based circuits and adiabatic logic conjoint the use of clock for even combinational blocks and reported the power diminution. With the adhibition of clock in combinational blocks, the same circuit topology may be employed for sequential behavior as manifested by authors in their erstwhile works. Proceeding forward in the same direction and augmenting another edge into this, authors have reported the reconfigurable circuit implementation utilizing the reported CPLAG concepts. In pursuance of the same authors have contemplated and implemented reconfigurable 'Nand' and 'Nor' gates. The same circuit topology can be used for either functionality governed by a control signal. The functional behavior of the circuit realized for 'Nand' and 'Nor' are analyzed and found to be cogent. The power results shows improvement by 4-5% as compared to SCMOS based circuits. The proposed RCPLAG universal gate is investigated for different voltage levels and transistor size. The parameters like power dissipation, power fed back to system, Trise, Tfall, propagation delays, PDP are further examined and found to be satisfactory. The best operating conditions for the said circuit lies in voltage range of less than 2. 5V. The Pavg at 1V, 180nm technology is 12. 2nW with 36f units PDP, 5µs maximum delay.

  1. Manoj Sharma, Arti Noor, "Modified CPL Adiabatic Gated Logic –MCPLAG based DPET DFF with XOR" International Journal of Computer Application. Volume 89– No. 19, March 2014, pp 35- 41.
  2. Manoj Sharma, Arti Noor. 2013. CPL-Adiabatic Gated logic (CPLAG) XOR gate. Advances in Computing, Communications and Informatics (ICACCI), 2013 International Conference on, (22-25 Aug. 2013), 575 – 579.
  3. Manoj Sharma, Arti Noor. 2013. Positive Feed Back Adiabatic Logic: PFAL Single Edge Triggered Semi-Adiabatic D Flip Flop. AJBAS, IDOSI (2013), 42-46.
  4. A Vetuli, S D Pascoli and L M Reyneri, 1996. Positive feedback in adiabatic logic. Electronics Letters. (26th September 1996) Vol. 32 No. 20, 1867- 1869
  5. R. Landauer. 1961. Irreversibility and heat generation in the computing process. IBM Journal of Research and Development, (1961), vol. 5, 183- 191.
  6. C. H. Bennett. 1973. Logical reversibility of computation. IBM J. Res. Develop. (1973), vol. 17, no. 6, 525-532.
  7. Antonio Blotti and Roberto Saletti. 2004. Ultralow-Power Adiabatic Circuit Semi-Custom Design. IEEE transaction on Very Large Scale Integration (VLSI) systems. (2004 November), vol. 12, no. 11, 1248-1253.
  8. Kanchana Bhaaskaran V. S. 2010. Asymmetrical Positive Feedback Adiabatic Logic for Low Power and Higher Frequency. International Conference on Advances in Recent Technologies in Communication and Computing. (2010), 5-9.
  9. Michael P. Frank. 2003. Common Mistakes in Adiabatic Logic Design and How to Avoid Them. International Conference on Embedded Systems and Applications, ESA '03. (June 23 - 26, 2003), 216-222, Las Vegas, Nevada, USA
  10. Michael P. Frank. 2002. Realistic Cost-Efficiency Advantages for Reversible Computing in Coming Decades. UF Reversible Computing Project Memo #M16, (Oct. 2002), http://www. cise. ufl. edu/-research/ revcomp/memos/ Memo16-three-d. doc.
  11. Prasad D Khandekar, Shaila Subbaraman, and Abhijit V. Chitre. 2010. Implementation and Analysis of Quasi-Adiabatic Inverters. Proceedings of the International MultiConference of Engineers and Computer Scientists (2010 March), Vol II, IMECS, 17-19, Hong Kong.
  12. V. V. Shende, A. K. Prasad, I. L. Markov, and J. P. Hayes. 2003. Synthesis of reversible logic circuits. IEEE Transactions on CAD, (June 2003), 22(6):723-729
  13. S. M. Kang, Yusuf Leblebici. 2003. CMOS Digital Integrated Circuits Analysis and Design. chapter 7, Tata McGraw Hill Education Private Ltd. , Third edition2003, 274-307
  14. Neil H. E. Weste and David Harris. CMOS VLSI Design: A Circuits and Systems Perspective. chapter 6, section 6. 2. 5. 2, Pearson, 236
  15. Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic. 2003. Digital Integrated Circuits A Design Perspective. (January 3, 2003 chapter 3, Prentice Hall; 2 edition.
  16. http://www. adiabaticlogic. com/ homes, dated 10 May 2014.
Index Terms

Computer Science
Information Sciences


CPLAG RCPLAG Nand Nor universal gate