CFP last date
20 May 2024
Call for Paper
June Edition
IJCA solicits high quality original research papers for the upcoming June edition of the journal. The last date of research paper submission is 20 May 2024

Submit your paper
Know more
Reseach Article

A 2.4 GHz Low Noise Amplifier In 0.18um CMOS Technology

Published on None 2011 by Srinivas Jagarapu, R.K.Kavitha
International Conference on VLSI, Communication & Instrumentation
Foundation of Computer Science USA
ICVCI - Number 10
None 2011
Authors: Srinivas Jagarapu, R.K.Kavitha
cb3a75cb-b3e4-418c-8d7b-0bb7729a759c

Srinivas Jagarapu, R.K.Kavitha . A 2.4 GHz Low Noise Amplifier In 0.18um CMOS Technology. International Conference on VLSI, Communication & Instrumentation. ICVCI, 10 (None 2011), 10-15.

@article{
author = { Srinivas Jagarapu, R.K.Kavitha },
title = { A 2.4 GHz Low Noise Amplifier In 0.18um CMOS Technology },
journal = { International Conference on VLSI, Communication & Instrumentation },
issue_date = { None 2011 },
volume = { ICVCI },
number = { 10 },
month = { None },
year = { 2011 },
issn = 0975-8887,
pages = { 10-15 },
numpages = 6,
url = { /proceedings/icvci/number10/2700-1397/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Proceeding Article
%1 International Conference on VLSI, Communication & Instrumentation
%A Srinivas Jagarapu
%A R.K.Kavitha
%T A 2.4 GHz Low Noise Amplifier In 0.18um CMOS Technology
%J International Conference on VLSI, Communication & Instrumentation
%@ 0975-8887
%V ICVCI
%N 10
%P 10-15
%D 2011
%I International Journal of Computer Applications
Abstract

In this paper, design of a 2.4-GHz low noise amplifier (LNA) intended for use in wireless telemetry telecommand system for satellites is presented. The design has been done in 0.18μm UMC RF CMOS process. The amplifier provides a forward gain (S21) of 16.63 dB with a noise figure of only 1.25dB while drawing 5.4mW from 1.8V supply in single ended configuration. Its differential counterpart also presented which has S21 of 20.34 dB with 1.45 dB noise figure and 4mW power consumption.

References
  1. B. Razavi, ―CMOS technology characterization for analog and RF design,‖ IEEE J. Solid-State Circuits, vol. 34, pp. 268–276, Mar. 1999.
  2. T. H. Lee, ―5-GHz CMOS wireless LANs,‖ IEEE Trans. Microwave Theory Tech., vol. 50, pp. 268–280, Jan. 2002.
  3. D. Shaeffer, T. Lee. ―A 1.5 V, 1.5 GHz CMOS low noise amplifier,‖ IEEE Journal of Solid State Circuits, Vol. 32, May 1997
  4. T. Lee. ―The Design of CMOS Radio-Frequency Integrated Circuits”. Cambridge University Press, Cambridge, UK, 2001.
  5. D. K. Shaeffer and T. H. Lee, ―Comment on Corrections to a 1.5-V,1.5-GHz CMOS low noise amplifier,‖ IEEE J. Solid-State Circuits, vol. 41, no. 10, pp. 2359–2359, Oct. 2006.
  6. J. Janssens, M. Steyaert. CMOS Cellular Receiver Front-Ends. Klewer, The Netherlands, 2002.
  7. Trung-Kien Nguyen, Chung-Hwan Kim, Gook-Ju Ihm, Moon-Su Yang, and Sang-Gug Lee,‖ CMOS Low-Noise Amplifier Design Optimization Techniques‖,IEEE Trans. Microwave Theory Tech, VOL. 52, NO. 5, May 2004.
  8. Heng Zhang, and Edgar Sánchez-Sinencio, ”Linearization Techniques for CMOS Low Noise Amplifiers: A Tutorial‖, IEEE Transactions On Circuits And Systems—I: Regular Papers.
  9. P. Gray, P. Hurst, S. Lewis, R. Meyer. Analysis and Design of Analog Integrated Circuits, 4th Edition. Wiley, New York, 2001.
Index Terms

Computer Science
Information Sciences

Keywords

LNA low-noise amplifier (LNA) noise figure Gain