CFP last date
20 May 2024
Reseach Article

First Order Sigma Delta Modulator Design using Floating Gate Folded Cascode Operational Amplifier

Published on None 2011 by Prachi Palsodkar, Prasanna Palsodkar, Pravin Dakhole
International Conference on VLSI, Communication & Instrumentation
Foundation of Computer Science USA
ICVCI - Number 3
None 2011
Authors: Prachi Palsodkar, Prasanna Palsodkar, Pravin Dakhole
15761276-301c-4996-9bd6-a1d34f99a173

Prachi Palsodkar, Prasanna Palsodkar, Pravin Dakhole . First Order Sigma Delta Modulator Design using Floating Gate Folded Cascode Operational Amplifier. International Conference on VLSI, Communication & Instrumentation. ICVCI, 3 (None 2011), 1-4.

@article{
author = { Prachi Palsodkar, Prasanna Palsodkar, Pravin Dakhole },
title = { First Order Sigma Delta Modulator Design using Floating Gate Folded Cascode Operational Amplifier },
journal = { International Conference on VLSI, Communication & Instrumentation },
issue_date = { None 2011 },
volume = { ICVCI },
number = { 3 },
month = { None },
year = { 2011 },
issn = 0975-8887,
pages = { 1-4 },
numpages = 4,
url = { /proceedings/icvci/number3/2648-1202/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Proceeding Article
%1 International Conference on VLSI, Communication & Instrumentation
%A Prachi Palsodkar
%A Prasanna Palsodkar
%A Pravin Dakhole
%T First Order Sigma Delta Modulator Design using Floating Gate Folded Cascode Operational Amplifier
%J International Conference on VLSI, Communication & Instrumentation
%@ 0975-8887
%V ICVCI
%N 3
%P 1-4
%D 2011
%I International Journal of Computer Applications
Abstract

Power consumption is the major issue in VLSI design .In this paper an efficient low power first order sigma delta modulator is designed for oversampled ADC using floating gate folded cascode operational amplifier, in 0.35 µm Technology. Floating gate MOSFET have low power Dissipation hence it is an attractive solution in design of data converters, low voltage op-amp with rail-to-rail input and the four quadrant multiplier circuits in low-voltage analog signal processing. This paper firstly concerns with determination of nonidealities. The nonidealities investigated are clock jitter, thermal noise, circuit leakage, and limited slew rate and gain bandwidth product of Opamp. These all nonidealities are overcome here by using folded cascode Opamp at integrator stage with DC gain 56db ,slew rate of 3.633v/µs ,and gain bandwidth product 14.6MHz .Finally, a first order sigma delta modulator implemented using power supply of ±2.5V using Tanner EDA.

References
  1. Nowshad Amin,Goh Chit Guan and Ibrahim Ahmad, “ An Efficient First order sigma Delta modulator design ,” Proc. Of IEEE, CCECE/CCGE, 2008
  2. B.E.Boser and B.A.Wooley,”The design of sigma delta modulation analog to digital converter,” IEEE J.Solid state circuit Vol 23, PP.1298-1308, 1998.
  3. S.R.Norworthy ,R.Schreier and G.C.Temes,”Delta sigma data converters:theory ,design and simulation,”IEEE press ,1998.
  4. P.R.Gray,P.J.hurst,S.H.Lewis and R.G.Meyer,”Analysis and design of analog integrate circuit 4th edition ,John wiley and sons ,2001
  5. M.S.Roden, “Analog and Digital communication systems”, Prentice Hall,1979.
  6. Y.Zhang,A.Leuciuc,”A 1.8V continuous Time Delta sigma Modulator with 2.5MHz Bandwidth ,”Circuits and Systems MWSCAS 2002,Vol 1,pp.140-143,Aug .2002.
  7. P.Malcovati,S.Brigati,F.Francesconi,F.Maloberti,P.Cusitano,ABaschirotto,Behavioural Modeling of Swithced capacitor Sigma Delta Modulators ,”IEEE Trans.On circuits and systems –I ,vol 50,no 3 ,PP .352-364,March 2003.
  8. W.M.Koe ,J.Zhang ,?Understanding the Effect of Circuit –Nonidealities on Sigma delta Modulator ,”Proc. Of IEEE Int. WKshp. On BMAS,pp.94-101,oct.2002
Index Terms

Computer Science
Information Sciences

Keywords

Modulator Floating Gate Nonidealities