Channelization and Frequency Tuning using FPGA for UMTS Baseband Application
Mahesh M.Gadag, Ganesh S Naik, Vinayak Miskin and Dundesh S K. Article: Channelization and Frequency Tuning using FPGA for UMTS Baseband Application. IJCA Proceedings on International Conference and workshop on Emerging Trends in Technology (ICWET 2012) icwet(6):6-10, March 2012. Full text available. BibTeX
@article{key:article,
author = {Mahesh M.Gadag and S. Ganesh Naik and Vinayak Miskin and Dundesh S. K},
title = {Article: Channelization and Frequency Tuning using FPGA for UMTS Baseband Application},
journal = {IJCA Proceedings on International Conference and workshop on Emerging Trends in Technology (ICWET 2012)},
year = {2012},
volume = {icwet},
number = {6},
pages = {6-10},
month = {March},
note = {Full text available}
}
Abstract
Wireless base station transceiver front- end signal processing often is performed using digital techniques. As bandwidths and IF digital-analog sampling frequencies increase, a large number of calculations are required for channelization, frequency tuning, and rate conversion. As new standards emerge, the design options are numerous for multi-protocol and multichannel transceiver front ends. The inherent flexibility of Xilinx FPGAs along with recent advances in their architectures makes them ideal for cost-efficient implementations of digital transceiver front-end functions, such as down conversions and precise channel filtering. The Xilinx development environment for digital signal processing (DSP) functions provides all of the resources needed for simultaneously developing signal processing algorithm and circuit parameters. This paper describes a design using some IP cores of Xilinx system generator and simulink software in designing the single channel to multichannel digital down converters (DDCs) for UMTS base stations. The four- channel implementations are described that efficiently map the DSP algorithms into the resources of the Virtex®-5 families of FPGAs.
References
- "Physical Layer Standard for cdma2000 Spread Spectrum Systems", Revision D, 3GPP2 C.S0002-D, version 1.0, February13, 2004
- D. Babic, J. Vesma, and M. Renfors, “Decimation by irrational factor using CIC filter and linear interpolation,” IEEE International Conference on Acoustics, Speech, Signal Processing, May 2001.
- E. B. Hogenauer “An Economical Class of Digital Filters for Decimation and Interpolation”, IEEE Trans. Acoust., Speech Signal Processing, Vol 29, No 2, pp 155-162, April1981.
- P.P. Vaidyanathan, “Multirate Systems and Filter Banks”, Prentice Hall, Englewood Cliffs, New Jersey, 1993.
- Mohamed Al Mahdi Eshtawie, and Masuri Bin “OthmanAn Algorithm Proposed for FIR Filter Coefficients Representation” World Academy of Science, Engineering and Technology
- Direct digital synthesizers (DDS), Xilinx logi core generation April 28, 2005.
- Xilinx logi core MAC FIR v5.1 April 28, 2005 Product specification.