Call for Paper - January 2023 Edition
IJCA solicits original research papers for the January 2023 Edition. Last date of manuscript submission is December 20, 2022. Read More

Design of RS Code Using Simulink Platform

Print
PDF
IJCA Proceedings on International Conference and workshop on Emerging Trends in Technology (ICWET 2012)
© 2012 by IJCA Journal
icwet2012 - Number 8
Year of Publication: 2012
Authors:
B. K. Mishra
Sukruti Kaulgud
Sandhya Save

B K Mishra, Sukruti Kaulgud and Sandhya Save. Article: Design ofRS Code Using Simulink Platform. IJCA Proceedings on International Conference and workshop on Emerging Trends in Technology (ICWET 2012) icwet(8):1-5, March 2012. Full text available. BibTeX

@article{key:article,
	author = {B. K. Mishra and Sukruti Kaulgud and Sandhya Save},
	title = {Article: Design ofRS Code Using Simulink Platform},
	journal = {IJCA Proceedings on International Conference and workshop on Emerging Trends in Technology (ICWET 2012)},
	year = {2012},
	volume = {icwet},
	number = {8},
	pages = {1-5},
	month = {March},
	note = {Full text available}
}

Abstract

Reed–Solomon (RS) codes are non-binary cyclic error correcting codes widely used for robust and energy efficient transmissions. They are block-based error correcting codes with a wide range of applications in digital communications like digital audio and vidco, magnetic and optical recording,computcr memory, cable modem. xDSLwireless andsatellite connnunications systems etc. In this work, we proposed Simulink based modelfor performance analysis of the RS (n,k) code architecture and implement the same on FPGA.The experimental results of RS encoder simulationconfirm that this model isfast and parameterizable. The biggest advantage of this method, it can be implemented on FPGAwith less amount of logic blocks saving area and time. This feature makes it an attractive method for SoC application

References

  • S. B. Wicker Error control systems for digital communication and storage, Prentice hall, 1995.
  • Gallager, Robert G. ”Low-Density Parity-Check Codes” pp. 1-20. Monograph,M.I.T. Press, 1963.
  • Hamming, R.W. ”Error Detecting and Error correcting Codes”, The Bell SystemTechnical Journal,J Soc, Indust. Appl. Math. Vol. 26, No.2, April 1950.
  • Reed, I. S. and Solomon, G. ”Polynomial Codes Over Certain Finite Fields”, JSoc, Indust. Appl. Math. Vol. 8, No. 2, June 1960.
  • Lionel Biard, Dominique Noguet “Choice and Implementation of A Reed Solomon code for Low PowerLow Data Rate Communication Systems” IEEE Radio and Wireless Symposium, 2007 .
  • Kan, M.; Okada, S.; Maehara, T.; Oguchi, K.; Yokokawa, T.; Miyauchi, T.,” Hardware implementation of soft decision decoding for Reed Solomon Code”, Turbo Codes and Related Topics, 2008 5th International Symposium on Digital Object Identifier.
  • Brauchle, J.; Koetter, R.” A Systematic Reed Solomon Encoder with Arbitrary Parity Positions’, IEEE Global Telecommunications Conference, 2009. GLOBECOM 2009.
  • Mursanto, P.” Performance Evaluation of Galois Field Arithmatic Operators for Optimizing Reed Solomon Codec”,Instrumentation, Communications, Information Technology, and Biomedical Engineering (ICICI-BME), 2009 International Conference on Digital Object Identifier.
  • McSweeney, R.; Spagnol, C.; Popovici, E.” ComparativeStudy of Software Vs. Hardware Implementations of Shortened Reed Solomon Code for Wireless Body Area Networks”, Microelectronics Proceedings (MIEL), 2010, 27th InternationalConference on Digital Object Identifier.
  • Meng Zhang, Xing Gao, Zhisheng Dai, Tingting Tao, Zhongju Yin, Shengli Lu “VLSI Implementation and Optimization Design of Reed-Solomon Decoder in QAM Demodulation Chip” Circuits and Systems, 2008. APCCAS 2008. IEEE Asia Pacific Conference on Digital Object Identifier: 10.1109/APCCAS.2008.4746359