The Verification is a vital step of any ASIC development process. 8B/10B encoder is a very widely used block in communication systems. The RTL code of an 8B/10B encoder is simulated in Questasim environment. The 8B/10B encoder is put to formal verification process in this work. Coverage analysis gives a view of the efficiency of the code. The report of coverage analysis of 8B/10B encoder is presented in this work.

1. M. E. Radu, S. M. Sexton, “Integrating extensive functional verification into digital design education,” IEEE Trans. On Education, Vol. 51, No. 3, August 2008.
2. A. X. Widmer, P. A. Franaszek, “A DC-balanced, partitioned-block 8b/10b transmission code,”IBM Journal of Reasearch and Development, vol. 27, no. 5, pp. 440, 1983.
3. M.S.Suma and S.S.Rekha, “16B/20B CODEC Development and its ASIC Implementation.” in Proc. International Conference on Future Computer and Communication, pp.622-626, April,2009.
4. O.Cadenas, E.Todorovich, ”Experiences applying OVM 2.0 to an 8B/10B RTL design,” in Proc. SPL. 5th Southern Conference on Programmable Logic, pp. 1-8, April,2009.
5. SystemVerilog, available at http://www.systemverilog.org/products/products_solu.html
6. M. Mintz, R. Ekendahl, “Hardware verification with SystemVerilog: An object-oriented framework”, Springer ISBN-10: 0-387-71738-2, 2007.
7. Chuck Benz ASIC and FPGA Design, available at http://asics.chuckbenz.com/
8. B. Wile, J. C. Goss and W. Roesner,Comprehensive Functional Verification”, Morgan Kaufmann, ISBN-10: 0-12-751803-7, Elsevier 2005.
9. Cadence Designs Systems and Mentor Graphics Inc., “Open Verification Methodology User Guide” Version 2.0, Sept.2008 available from http://www.ovmworld.org
10. J.Bergeron,“Writing Testbenches Using System Verilog”Springer, ISBN-10: 0-387-29221-7, Business Media, 2006.
11. DOULAS Developing and Delivering KnowHow, available at http://www.doulos.com/knowhow/sysverilog/ovm/tutorial_0.

8b/10b encoder Verification Code coverage