Call for Paper - September 2020 Edition
IJCA solicits original research papers for the September 2020 Edition. Last date of manuscript submission is August 20, 2020. Read More

Phase Noise Reduction Approach in PLL based Frequency Synthesizer for IEEE1394 PHY Applications

Print
PDF
IJCA Proceedings on National Conference on “Recent Trends in Information Technology"
© 2016 by IJCA Journal
NCRTIT 2016 - Number 1
Year of Publication: 2016
Authors:
Channayya C. H.
Lakshmisha S. Krishna
Ramachandra A. C.

Channayya C H., Lakshmisha S Krishna and Ramachandra A C.. Article: Phase Noise Reduction Approach in PLL based Frequency Synthesizer for IEEE1394 PHY Applications. IJCA Proceedings on National Conference on Recent Trends in Information Technology" NCRTIT 2016(1):27-32, August 2016. Full text available. BibTeX

@article{key:article,
	author = {Channayya C. H. and Lakshmisha S. Krishna and Ramachandra A. C.},
	title = {Article: Phase Noise Reduction Approach in PLL based Frequency Synthesizer for IEEE1394 PHY Applications},
	journal = {IJCA Proceedings on National Conference on Recent Trends in Information Technology"},
	year = {2016},
	volume = {NCRTIT 2016},
	number = {1},
	pages = {27-32},
	month = {August},
	note = {Full text available}
}

Abstract

Technology advances have made gigabit signal a viable and attractive. A method to design IEEE 1394 based 1GHz Phase Locked Loop (PLL) system as frequency synthesizer with Low Phase Noise is proposed. A complementary LC oscillator is used to generate the 1GHz oscillation frequency and is divided into lower frequency clock by the feedback frequency divider. The architecture is type II third order charge pump Phase Locked Loop. In order to suppress spurs and reduce ripples on control voltage a third order loop filter is used. Power consumption is significantly reduced by simplifying the circuit structure of digital frequency divider. Advance process of silicon-Germanium BiCMOS (SiGe) is used to integrate high-performance Hetero-junction Bipolar Transistors (HBTs) and MOSFETs actives and passives. This technology has the advantage that its flicker noise (1/f) is very low.

References

  • Kehan Zhu, Vishal Saxena, Xinyu Wu and Sakkarapani Balagopal. "Design Analysis of a 12. 5 GHz PLL in 130 nm SiGe BiCMOS Process,". IEEE Workshop on Microelectronics and Electron Devices, pp 1-4, 2015.
  • Jin Yue, Hai Qi and Qiang Li "A 1GHz Charge Pump PLL Frequency Synthesizer for IEEE 1394b PHY" Journal of Electronic Science and Technology, vol, 10, no. 4, pp319-326, December 2012.
  • F M Gardner, "Charge-pump phase-lock loops," IEEE Transactions on Communications, vol-28, pp. 1849–58, Nov 1980.
  • W F Egan, "Frequency Synthesis by Phase Lock", second edition, New York: Wiley, 1981.
  • D Ham and A Hajimiri, "Concepts and Methods in Optimization of Integrated LC VCOs," IEEE Journal Solid-State Circuits, vol. 36, no. 6, pp. 896-909, June 2001.
  • Ali Hajimiri, Sotirios Limotyrakis, and Thomas H Lee, "Jitter and Phase Noise in Ring Oscillators," IEEE Journal of Solid-State Circuits, vol. 34, no. 6, pp. 790-804, June 1999.
  • Jia Lin, J G Ma, K. S. Yeo and M A Do "9. 3-10. 4 GHz Band Crosscoupled Complementary Oscillator with Low Phase Performance," IEEE Transaction. on Microwave Theory and Techniques, vol. 52, no. 4, pp. 1273-1278, April 2004.
  • Xiang Gao, E A M Klumperink, M Bohsali, and B Nauta, "A low noise sub-sampling PLL in which divider noise is eliminated and PD/CP noise is not multiplied by N2," IEEE Journal Solid-State Circuits , vol. 44, no. 12, pp. 3253–3263, Dec. 2009.
  • M Souyuer and R G Meyer,"Frequency limitation of a conventional phase frequency detector," IEEE Journal Solid-State Circuits , vol. 25, no. 8, pp. 1019-1022, Aug. 1990.
  • Woogeun Rhee, "Design of High-Performance CMOS charge Pumps in Phase-Locked Loops," IEEE International Symposium on Circuits and Systems, vol. 2, pp. 545-548, 1999.
  • Mohsen Tamaddon, Milad Ataei, and Abdolreza Nabavi "Design of a PLL Based Frequency Synthesizer for WiMax Appilcations," Proceedings of International Conference on Electrical Engineering, May 11-13, 2010.
  • T C Weigandt, B kim and P R Gray "PLL/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design," Proceeding IEEE International Symposium on Circuits and Systems, pp. 31-34 June1994
  • Rick Poore "Overiew on Phase noise and Jitter," Agilent EEs of EDA pp1-7
  • Behzad Razavi "Design Of Analog CMOS Integrated Circuits," McGraw Hill 2001
  • F M Gardener, "Phase-lock Techniques," Wiley, edition 2005
  • Stanley Goldman "Phase-Locked Loop Engineering Handbook for Integrated Circuits," Artech House, 2007
  • Ulrich L Rohde "Digital PLL Frequency Synthesizers Theory and Design ," Prentice Hall 1983
  • V F Kroupa "Phase Lock Loops," Wiley, 2003
  • Dean Banerjee "PLL Performance, Simulation and Design," Fourth Edition.
  • Thomas H Lee "The Design of CMOS Radio Frequency Integrated Circuits," second edition.
  • Dan H Wolaver "Phase Locked Loop Circuit Design," Prentice Hall 1991
  • ChembiyanThambidurai and Nagendra Krishnapura "On Pulse Position Modulation and Its Application to PLLs for Spur Reduction," IEEE Transactions on Circuits and Systems—I: Regular papers, vol. 58, no. 7, July 2011.
  • Roland E Best, "Phase-Locked Loops: Design, Simulation, and Applications," 4th Edition, McGraw Hill, 2001.