CFP last date
20 May 2024
Call for Paper
June Edition
IJCA solicits high quality original research papers for the upcoming June edition of the journal. The last date of research paper submission is 20 May 2024

Submit your paper
Know more
The week's pick
Responsive image
Enhancing Privacy Preservation: Multi-Attribute Protection with P-Sensitive K-Anonymity

Twinkle Patel Kiran Amin
Random Articles
Reseach Article

Implementation of a High Speed Single Precision Floating Point Unit using Verilog

Published on March 2013 by Ushasree G, R Dhanabal, Sarat Kumar Sahoo and
journal_cover_thumbnail

National Conference on VLSI and Embedded Systems
Foundation of Computer Science USA
NCVES - Number 1
March 2013
Authors: Ushasree G, R Dhanabal, Sarat Kumar Sahoo and
1275996b-728b-4c61-a9ce-9a562792aab1

Ushasree G, R Dhanabal, Sarat Kumar Sahoo and . Implementation of a High Speed Single Precision Floating Point Unit using Verilog. National Conference on VLSI and Embedded Systems. NCVES, 1 (March 2013), 32-36.

@article{
author = { Ushasree G, R Dhanabal, Sarat Kumar Sahoo and },
title = { Implementation of a High Speed Single Precision Floating Point Unit using Verilog },
journal = { National Conference on VLSI and Embedded Systems },
issue_date = { March 2013 },
volume = { NCVES },
number = { 1 },
month = { March },
year = { 2013 },
issn = 0975-8887,
pages = { 32-36 },
numpages = 5,
url = { /proceedings/ncves/number1/11311-1308/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Proceeding Article
%1 National Conference on VLSI and Embedded Systems
%A Ushasree G
%A R Dhanabal
%A Sarat Kumar Sahoo and
%T Implementation of a High Speed Single Precision Floating Point Unit using Verilog
%J National Conference on VLSI and Embedded Systems
%@ 0975-8887
%V NCVES
%N 1
%P 32-36
%D 2013
%I International Journal of Computer Applications
Abstract

To represent very large or small values, large range is required as the integer representation is no longer appropriate. These values can be represented using the IEEE-754 standard based floating point representation. This paper presents high speed ASIC implementation of a floating point arithmetic unit which can perform addition, subtraction, multiplication, division functions on 32-bit operands that use the IEEE 754-2008 standard. Pre-normalization unit and post normalization units are also discussed along with exceptional handling. All the functions are built by feasible efficient algorithms with several changes incorporated that can improve overall latency, and if pipelined then higher throughput. The algorithms are modeled in Verilog HDL and have been implemented in ModelSim.

References
  1. Rudolf Usselmann, "Open Floating Point Unit, The Free IP Cores Projects".
  2. Edvin Catovic, Revised by: Jan Andersson, "GRFPU – High Performance IEEE754 Floating Point Unit", Gaisler Research, Första Långatan 19, SE413 27 Göteborg, and Sweden.
  3. David Goldberg, "What Every Computer Scientist Should Know About Floating-Point Arithmetic", ACM Computing Surveys, Vol 23, No 1, March 1991, Xerox Palo Alto Research Center, 3333 Coyote Hill Road, Palo Alto, California 94304.
  4. Yu-Ting Pai and Yu-Kumg Chen, "The Fastest Carry Lookahead Adder", Department of Electronic Engineering, Huafan University.
  5. S. F. Oberman and M. J. Flynn, "Division algorithms and implementations," IEEE Transactions on Computers, vol. 46, pp. 833–854, 1997.
  6. Milos D. Ercegovac and Tomas Lang, Division and Square Root: Digit-Recurrence Algorithms and Implementations, Boston: Kluwer Academic Publishers, 1994.
  7. ANSI/IEEE Standard 754-1985, IEEE Standard for Binary Floating-Point Arithmetic, 1985.
  8. Behrooz Parhami, Computer Arithmetic - Algorithms and Hardware Designs, Oxford: Oxford University Press, 2000.
  9. Steven Smith, (2003), Digital Signal Processing-A Practical guide for Engineers and Scientists, 3rd Edition, Elsevier Science, USA.
  10. D. J. Bernstein. Multidigit Multiplication for Mathematicians. Advances in Applied Mathemat-ics, to appear
  11. A. Karatsuba and Y. Ofman. Multiplication of Multidigit Numbers on Automata. Soviet Physics- Doklady, 7 (1963), 595-596.
  12. D. E. Knuth. The Art of Computer Programming. Volume 2: Seminumerical Algorithms. Addison-Wesley, Reading, Massachusetts, 3rd edition, 1997. Yamin Li and Wanming Chu, "Implementation of Single Precision Floating Point Square Root on FPGAs", Proc of FCCM'97, IEEE Symposium on FPGAs for Custom Computing Machines, April 16 – 18, 1997, Napa, California, USA, pp. 226-232.
Index Terms

Computer Science
Information Sciences

Keywords

Floating Point Number Normalization Exceptions Latency