Call for Paper - August 2022 Edition
IJCA solicits original research papers for the August 2022 Edition. Last date of manuscript submission is July 20, 2022. Read More

A Study on 4 and 16-bit CMOS Digitally Controlled Oscillators

Print
PDF
IJCA Proceedings on National Workshop-Cum-Conference on Recent Trends in Mathematics and Computing 2011
© 2012 by IJCA Journal
RTMC - Number 1
Year of Publication: 2012
Authors:
Manoj Kumar
Nitin Kumar

Manoj Kumar and Nitin Kumar. Article: A Study on 4 and 16-bit CMOS Digitally Controlled Oscillators. IJCA Proceedings on National Workshop-Cum-Conference on Recent Trends in Mathematics and Computing 2011 RTMC(1):-, May 2012. Full text available. BibTeX

@article{key:article,
	author = {Manoj Kumar and Nitin Kumar},
	title = {Article: A Study on 4 and 16-bit CMOS Digitally Controlled Oscillators},
	journal = {IJCA Proceedings on National Workshop-Cum-Conference on Recent Trends in Mathematics and Computing 2011},
	year = {2012},
	volume = {RTMC},
	number = {1},
	pages = {-},
	month = {May},
	note = {Full text available}
}

Abstract

A comparative study on 4 and 16-bit digitally controlled CMOS oscillator (DCO) in terms of output frequency is presented in this paper. DCO circuits have been simulated in SPICE with 0. 5?m technology with a 5V supply voltage. The structure of 4-bit DCO uses digital to analog converter and injection locked oscillator (ILO) circuits. The 16-bit DCO design is based on delay programmable differential latch with digital control scheme. The simulation results show that output frequency of 4-bit DCO varies from [3. 0772 to 3. 1181] GHz whereas 16-bit DCO shows frequency variation of [27. 379 to 106. 27] MHz.

References

  • J. Dunning, G. Garcia, J. Lundberg, and E. Nuckolls, "An all-digital phase-locked loop with 50-cycle lock time suitable for high-performance microprocessors," IEEE J. Solid-State Circuits, vol. 30, pp. 412–422, Apr. 1995.
  • R. Fried, "Low-power digital PLL with one cycle frequency lock-in time for clock syntheses up to 100 MHz using 32,768 Hz reference clock," Proc. IEEE, vol. 84, pp. 291–294, Feb. 1996.
  • J. Dunning, G. Garica, J. Lundberg, and E. Nuckolls, "An all digital phase locked loop with 50- cycle look time suitable for high performance microprocessor," IEEE Journals of solid state circuits, vol. 30, pp. 412-422, April 1995
  • Pao-Lung Chen, Ching-Che Chung, Chen-Yi Lee, "A portable digital controlled oscillator using novel varactors," IEEE transactions on circuits and systems-II, vol. 52, pp. 233-237, May2005.
  • Lai-Kan Leung, Cheong-Fat Chan, Oliver Chiu-Sing Choy, "A Gigahertz CMOS digital controlled oscillator," IEEE international symposium on circuit and system, pp. 610-613, May 6-9, 2001.
  • H. Q. Long, V. F. Chan, C. S. Choy, "An injection-locked oscillator standard cell," 2nd international conference on ASIC, pp. 432-435, Oct 21- 24, 1996.
  • Park CH, Kim B, "A low-noise, 900 MHz VCO in 0. 6 um CMOS," IEEE J Solid State Circuits, vol. 34, pp. 586-591, 1999.
  • Lee SJ, Kim B, Lee K, "A novel high-speed ring oscillator for multiphase clock generation using negative skewed delay scheme," IEEE J solid state circuits, vol. 32, pp. 289-291, 1997.
  • S. M. Rezaul Hasan, "A novel 16-bit CMOS digital controlled Oscillator," IEEE international symposium on circuit and system, pp. 680- 684, Aug. 6-9, 2006.