CFP last date
22 July 2024
Reseach Article

A Study and Comparison of Low Voltage CMOS Current Multiplier

Published on May 2012 by Sandeep K. Arya, Manoj Kumar, Mohit Kumar
National Workshop-Cum-Conference on Recent Trends in Mathematics and Computing 2011
Foundation of Computer Science USA
RTMC - Number 7
May 2012
Authors: Sandeep K. Arya, Manoj Kumar, Mohit Kumar
07aeea56-7190-421d-988d-051c468537a4

Sandeep K. Arya, Manoj Kumar, Mohit Kumar . A Study and Comparison of Low Voltage CMOS Current Multiplier. National Workshop-Cum-Conference on Recent Trends in Mathematics and Computing 2011. RTMC, 7 (May 2012), 11-15.

@article{
author = { Sandeep K. Arya, Manoj Kumar, Mohit Kumar },
title = { A Study and Comparison of Low Voltage CMOS Current Multiplier },
journal = { National Workshop-Cum-Conference on Recent Trends in Mathematics and Computing 2011 },
issue_date = { May 2012 },
volume = { RTMC },
number = { 7 },
month = { May },
year = { 2012 },
issn = 0975-8887,
pages = { 11-15 },
numpages = 5,
url = { /proceedings/rtmc/number7/6668-1051/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Proceeding Article
%1 National Workshop-Cum-Conference on Recent Trends in Mathematics and Computing 2011
%A Sandeep K. Arya
%A Manoj Kumar
%A Mohit Kumar
%T A Study and Comparison of Low Voltage CMOS Current Multiplier
%J National Workshop-Cum-Conference on Recent Trends in Mathematics and Computing 2011
%@ 0975-8887
%V RTMC
%N 7
%P 11-15
%D 2012
%I International Journal of Computer Applications
Abstract

A study and comparison between current mode CMOS analog multiplier, CMOS current mode multiplier/divider and high frequency four quadrant current multiplier has been carried out in this paper. Current multiplier has been simulated in SPICE with 0. 35?m, 0. 5?m. Simulation have been done with supply voltage of 3. 3V, 1. 5V and 1. 55V respectively. The simulated results show that characteristic of multipliers are linear with 10?A, 10?A and 30?A input range respectively. These circuits are widely used for analog signal processing application.

References
  1. Zhenhua Wang, "A Four-Transistor Four-Quadrant Analog Multiplier Using MOS Transistors Operating in the Saturation Region," IEEE Trans. Instrum. Meas. , vol. 42, no. 1, pp. 75-77, Feb. 1993.
  2. Navin Saxena and James J. Clark "A Four-Quadrant CMOS Analog Multiplier for Analog Neural Networks," IEEE Journal of Solid State Circuit, vol. 29, no. 6, pp. 746-749, June 1994.
  3. S. -I. Liu and C. -C. Chang, "Low-voltage CMOS four-quadrant multiplier based on square-difference identity," IEEE Proc. -Circuits Devices Syst. , vol. 143, no. 3,pp. 174-176, June 1996.
  4. Teerawat Arthansiri, Varakorn Kasemsuwan and Hyung Keun Ahn "A +1. 5 V High Frequency Four Quadrant Current Multiplier based on the Square-law Characteristic of MOS Transistor," IEEE circuits and systems , ISCAS 2005,International symposium, pp. 1016-1019, 2005.
  5. Pipat Prommee Montri Somdunyakanok Montree Kumngern and Kobchai Dejhan "Single Low-Supply Current-mode CMOS Analog Multiplier Circuit" IEEE communication and information technology, iscit '06, international symposium, pp. 1101-1104, 2006.
  6. A. Naderi, H. Mojarrad, H. Ghasemzadeh, A. Khoei and Kh. Hadiddi "Four-Quadrant CMOS Analog Multiplier Based on New Current Squarer Circuit with High-Speed," IEEE EUROCON, pp. 282-286, 2009.
  7. A. J. Lopez-Martin, Carlos A. C. Blas, J. R. Angulo and R. G. Carvajal "Compact Low-Voltage CMOS Current-Mode Multiplier/Divider," IEEE circuits and system (iscas), proc. of international symposium, pp. 1583-1586, 2010.
Index Terms

Computer Science
Information Sciences

Keywords

Study Comparison