New Architecture of Parallel FIR Filter using Fast FIR Algorithm

Print
IJCA Special Issue on International Conference on Electronics, Communication and Information systems
© 2012 by IJCA Journal
ICECI - Number 3
Year of Publication: 2012
Authors:
B. Divya
A. Azhagu Jaisudhan Pazhani

B Divya and Azhagu Jaisudhan A Pazhani. Article: New Architecture of Parallel FIR Filter using Fast FIR Algorithm. IJCA Special Issue on International Conference on Electronics, Communication and Information systems ICECI(3):22-27, November 2012. Full text available. BibTeX

@article{key:article,
	author = {B. Divya and A. Azhagu Jaisudhan Pazhani},
	title = {Article: New Architecture of Parallel FIR Filter using Fast FIR Algorithm},
	journal = {IJCA Special Issue on International Conference on Electronics, Communication and Information systems},
	year = {2012},
	volume = {ICECI},
	number = {3},
	pages = {22-27},
	month = {November},
	note = {Full text available}
}

Abstract

A New parallel FIR Filter structures is proposed based on fast-finite impulse response algorithms, which are beneficial to symmetric coefficients. Parallel (or block) FIR digital filter can be used either for high speed or low- power (with reduced supply voltage) applications. The New parallel FIR structures exploit the inherent nature of symmetric coefficients reducing half the number of multipliers in sub-filter section at the expense of additional adders in pre-processing and post processing blocks. The overhead from additional adders does not increase along the length of the FIR Filter; moreover adders weigh less than multipliers in terms of silicon area. Overall the new parallel FIR structures can lead to significant hardware savings for symmetric convolutions from existing FFA parallel FIR filter especially when the length of the filter is large. The new parallel FIR structures consisting of advantageous polyphase decomposition dealing with symmetric convolutions comparatively better than the existing FFA structures.

References

  • Yu-Chi Tsao and Ken Choi "Area-Efficient Parallel FIR Digital Filter Structures for Symmetric Convolutions Based on Fast FIR Algorithm"feb2012
  • D. A. Parker and K. K. Parhi, "Low-area/power parallel FIR digital filter implementations," J. VLSI Signal Process. Syst. , vol. 17, no. 1, pp. 75–92, 1997.
  • J. G. Chung and K. K. Parhi, "Frequency-spectrum-based low-area low-power parallel FIR filter design," EURASIP J. Appl. Signal Process. , vol. 2002, no. 9, pp. 444–453, 2002.
  • K. K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation. New York: Wiley, 1999.
  • Z. -J. Mou and P. Duhamel, "Short-length FIR filters and their use infast nonrecursive filtering," IEEE Trans. Signal Process. , vol. 39, no. 6, pp. 1322–1332, Jun. 1991.
  • J. I. Acha, "Computational structures for fast implementation of L-pathand L-block digital filters," IEEE Trans. Circuit Syst. , vol. 36, no. 6, pp. 805–812, Jun. 1989.
  • C. Cheng and K. K. Parhi, "Hardware efficient fast parallel FIR filterstructures based on iterated short convolution," IEEE Trans. CircuitsSyst. I, Reg. Papers, vol. 51, no. 8, pp. 1492–1500, Aug. 2004.
  • C. Cheng and K. K. Parhi, "Furthur complexity reduction of parallelFIR filters," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS 2005),Kobe, Japan, May 2005.
  • C. Cheng and K. K. Parhi, "Low-cost parallel FIR structures with2-stage parallelism," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 2, pp. 280–290, Feb. 2007.
  • I. -S. Lin and S. K. Mitra, "Overlapped block digital filtering," IEEETrans. Circuits Syst. II, Analog Digit. Signal Process. , vol. 43, no. 8,pp. 586–596, Aug. 1996.