The week's pick
Reseach Article
Impact of Width Variation of Global Inductive VLSI Interconnect Line
| International Conference on Electronics, Information and Communication Engineering |
| Foundation of Computer Science USA |
| ICEICE - Number 6 |
| December 2011 |
| Authors: Diwakar Singh, Gargi Khanna, Rajeevan Chandel |
| 0cbf4c5c-22d4-47f5-bfc3-444afb2d79b0 |
Diwakar Singh, Gargi Khanna, Rajeevan Chandel . Impact of Width Variation of Global Inductive VLSI Interconnect Line. International Conference on Electronics, Information and Communication Engineering. ICEICE, 6 (December 2011), 1-4.
Abstract
In this paper the impact of width variation is being addressed on transition time, power dissipation and crosstalk noise in coupled inductive lines for different switching patterns. The finding of simulation reveals that there is first decrease in transition delay and then it increases afterwards. It is also observed that power increases slowly with width increasing and also observed the crosstalk noise at the victim line for the increase in width.
References
- International Technology Roadmap for Semiconductors, Available: http://public.itrs.net
- A. Naeemi, R. Venkatesan, and J. D. Meindl, “System-On-a-Chip global interconnect optimization”, Proc. IEEE on ASIC/SOC Conference, pp. 399-403, Sep. 2002.
- X. C. Li, J. F. Mao, H. F. Huang, and Y. Liu, “Global interconnect width and spacing optimization for latency, bandwidth and power dissipation”, IEEE Trans. Elec. Dev., pp. 2272-2279, Oct. 2005.
- Y. I. Ismail and E. G. Friedman, “Effects of inductance on the propagation delay and repeater insertion in VLSI circuits”, IEEE Trans. on VLSI Systems, vol. 8, pp. 195-206, Apr. 2000.
- Xuejue Huang, et al., “RLC signal integrity analysis of high speed global interconnects”, IEDM Technical Digest International Electron Devices, pp. 731-734, Dec. 2004.
- Shang-Wei Tu, Yao-Wen Chang, and Jing-Yang Jou, “RLC coupling aware simulation and on-chip bus encoding for delay reduction”, IEEE Trans. of Computer Aided Design, vol. 25, no. 10, pp. 2258-2264, Oct. 2006.
- R. Venkatesan, J. A. Davis, and J. D. Meindl, “Compact distributed RLC interconnect models-Part III: Transients in single and coupled lines with capacitive load termination," IEEE Trans. Electron Devices, Vol. 50, pp.1081-1093, Apr. 2003.
- R. Venkatesan, J. A. Davis, and J. D. Meindl, “Compact Distributed RLC Interconnect Models-Part IV: Unified Models for Time Delay, Crosstalk, and Repeater Insertion”, IEEE Trains. Electron Devices, vol. 50. pp.1094-1102, Apr. 2003.
- Abinash Roy, Noha Mahmoud and M. H. Chowdhury, “Effects of Coupling Capacitance and Inductance on Delay Uncertainty and Clock Skew”, Design Automation Conference, pp. 184-187, Jun. 2007.
- M.A. El-Moursy, E.G. Friedman, “Inductive interconnect width optimization for low power" Proc. IEEE Symp. Circuits and Systems, pp. 5.273-5.276, May 2003.
- K. Banerjee and A. Mehrotra, “Accurate analysis of on-chip effects using a novel performance optimization methodology for distributed RLC ipterconnnects,” in Proc. Design Automation Conf, Las Vegas, NV, pp. 798-803, 2001.
- K. Banerjee and A. Mehrotra, “Analysis of on-chip inductance effects for distributed RLC interconnects,” IEEE Trans. Computer-Aided Design, vol. 21, pp. 904-915, Aug. 2002.
- Y. 1. Ismail and E. G. Friedman, “Effects of inductance on the propagation delay and repeater insertion in VLSI circuits,” IEEE Trans. VLSI Syst., vol. 8, pp. 195-206, Apr. 2000.
- Y. 1. Ismail, E. G. Friedman, and J. L. Neves, “Figures of merit to characterize the importance of on-chip inductance,” IEEE Tratns. VLSI Svs.. Vol. 7, pp.442-449, Dec 1999.
- Y.I.Ismail, E.G.Friedman, and J.L.Neves, “Exploiting the on-chip Inductance in High-speed clock distribution networks,” IEEE Trans. VLSI Syst., vol. 9, Dec. 2001.
- A. B. Kahng and S. Muddu, “An analytical delay model for RLC interconnects,” IEEE Trtns. Computer-Aided Design, vol. 16, pp. 1507-1514, Dec. 1997.
Index Terms
Keywords