Call for Paper - April 2023 Edition
IJCA solicits original research papers for the April 2023 Edition. Last date of manuscript submission is March 20, 2023. Read More

Implementation of Low Power Scalable Encryption Algorithm

International Journal of Computer Applications
© 2010 by IJCA Journal
Number 1 - Article 3
Year of Publication: 2010
K.J. Jegadish Kumar
S. Salivahanan
K. Chenna Kesava Reddy

Jegadish K J Kumar, S Salivahanan and Chenna Kesava K Reddy. Article:Implementation of Low Power Scalable Encryption Algorithm. International Journal of Computer Applications 11(1):14–18, December 2010. Published By Foundation of Computer Science. BibTeX

	author = {K.J. Jegadish Kumar and S. Salivahanan and K. Chenna Kesava Reddy},
	title = {Article:Implementation of Low Power Scalable Encryption Algorithm},
	journal = {International Journal of Computer Applications},
	year = {2010},
	volume = {11},
	number = {1},
	pages = {14--18},
	month = {December},
	note = {Published By Foundation of Computer Science}


Scalable Encryption algorithm (SEA) is a symmetric block cipher, especially designed for resources constrain systems. SEA proposes low cost encryption routines (i.e. small code size, memory and power), targeted for processors with a limited instruction set. SEA is parametric with text, key and processor size, and allows efficient combination of encryption/decryption and key derivation. SEA was initially designed for software implementations in controllers, smart cards, or processors and small embedded applications. In this paper, we investigate the performance of SEA in a Field programmable gate array (FPGA) device. For this purpose, an iterative loop design of the block cipher is implemented on FPGA. Beyond its low cost performances, the proposed architecture is fully flexible with any parameters and takes advantage of generic VHDL coding. Our efficient modular adders implementation achieves lower area, power consumption and considerably higher throughputs on the target platform VIRTEX-4, xc4vl25 and SPARTAN-3, xc3s1400.


  • F.Mace, F.X Standert, J J Quisquater “FPGA implementation(s) of a Scalable Encryption algorithm” IEEE Transactions on VLSI Systems, Vol.16, 2008, pp.212-216.
  • Francois-Xavier Standaert, Gilles Piret, Neil Gershenfeld, Jean-Jacques Quisquater “SEA a Scalable Encryption Algorithm for Small Embedded Applications” in Proc.CARDIS, 2006,pp 222-236.
  • Data Encryption Standard, FIPS PUB 46-3, Oct. 1999.
  • D.J. Wheeler, R. Needham, TEA, a Tiny Encryption Algorithm, in the proceedings of FSE 1994, Lecture Notes in Computer Science, vol 1008, pp 363-366, Leuven, Belgium, December 1994, Springer-Verlag.
  • J. Daemen and V. Rijmen, The Design of Rijndael. New York: Springer-Verlag, 2001.
  • Advanced Encryption Standard, FIPS PUB 197, Nov. 2001.
  • G. Yuval, “Reinventing the travois: Encryption/MAC in 30 ROM bytes,” in Proc. Fast Softw. Encryption (FSE), 1997, pp. 205–209.
  • N. Pramstaller and J. Wolkerstorfer, “A universal and efficient AES co-processor for field programmable logic arrays,” in Proc. FPL, 2004, pp. 565–574.
  • Francisco Rodriguez-Henriquez,N.A. Saqib,A. Diaz-Perez,Cetin Kaya K09, “Cryptographic Algorithms on Reconfigurable Hardware”, Springer Series on Signals and Communication Technology,2006.
  • Beuchat,J.-L.; Lab. De l'Infonnatique du Parallelisme, “ Some Modular adders and multipliers for Field programmable Gate arrays”, in Proc. Parallel and Distributed processing symposium 2003.
  • J.-L. Beuchat. “Modular Multiplication for FPGA Implementationof the IDEA Block Cipher”, Technical Report 2002-32,Laboratoire de l’Informatique du Parall´elisme, Ecole NormaleSup´erieure de Lyon, 46 All´ee d’Italie, 69364 LyonCedex 07, Sept. 2002.
  • J.-L. Beuchat and A. Tisserand. Small Multiplier-basedMultiplication and Division Operators for Virtex-II Devices.In M. Glesner, P. Zipf, and M. Renovell, editors, Field-Programmable Logic and Applications – ReconfigurableComputing Is Going Mainstream, number 2438 in LectureNotes in Computer Science, pages 513–522. Springer, 2002.