The week's pick
Reseach Article
Delay Analysis of Half Subtractor using CMOS and Pass Transistor Logic
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 141 - Number 12 |
| Year of Publication: 2016 |
| Authors: Ishika Sharma, Rajesh Mehra |
10.5120/ijca2016909925
|
Ishika Sharma, Rajesh Mehra . Delay Analysis of Half Subtractor using CMOS and Pass Transistor Logic. International Journal of Computer Applications. 141, 12 ( May 2016), 18-22. DOI=10.5120/ijca2016909925
Abstract
In present day skill, designing of low power systems has emerged as one of the vital theme of electronic industries due to the point that, power consumption is drawing much of the absorption in any very large scale integration (VLSI) chip design. Design of low power circuit for high performance is the necessary main concern of VLSI technique. This paper presents designing of Half Subtractor using basic gates which are drawn by conventional CMOS and Pass Transistor Logics based on 45nm technology . In comparison between the conventional CMOS half subtractor and using Pass Transistor Logic the delay is 10.5% less in PTL’s half subtractor which is due to less number of transistors used in Pass Transistor Logic which in further has reduced the transistor count to 28.57%.
References
- C. C. Gowda, Dr. A. R. Aswatha ,”Low Power 1 Bit Full Adder Cell Using Modified Pass Transistor Logic.” International Journal of Computer Science and Information Technologies, Volume 4, pp. 489-491, 2013
- R. K. Anand, K. Singh, P. Verma3, A. Thakur, “ Design Of Area And Power Efficient Half Adder Using Transmission Gate”, International Journal of Research in Engineering and Technology, Volume: 04 Issue: 04 , pp.122-125, Apr-2015
- P. Sharma, A. Sharma, “Design and Analysis of Power Efficient PTL Half Subtractor Using 120nm Technology”, International Journal of Computer Trends and Technology, Volume 7, No. 4, pp. 207- 213, January 2015
- C. Khedhiri, M. Karmani , B. Hamdi, “A Differential Double Pass Transistor Logic Unit”, International Journal of Computer Science Issues, Voume. 9, Issue 2, Number 1, pp. 351- 354, March 2012
- A. S. Narwariya, S. Akashe, “ Reduction of Leakage Power in Half-Subtractor using AVL Technique based on 45nm CMOS Technology”, International Journal of Computer Applications, Volume 111, Number 1, pp. 32-35
- T. Sood, R.Mehra, “ Design a Low Power Half-Subtractor Using .90μm CMOS Technology”, IOSR Journal of VLSI and Signal Processing, Volume 2, Issue 3 , pp.51-56, May – Jun. 2013
- A. Sharma, R. Mehra, “ Area and Power Efficient CMOS Adder Design by Hybridizing PTL and GDI Technique” , International Journal of Computer Applications, Volume 66, No. 4, pp. 251-256, March 2013
- P. Singh, R. Mehra, “ Design Analysis of XOR Gates Using CMOS & Pass Transistor Logic”, International Journal of Engineering Science Invention Research & Development, Volume 1, Issue 1, pp. 21-25, July 2014
- V. Choudhary, R. Mehra, “ 2-Bit CMOS Comparator by Hybridizing PTL and Pseudo Logic” , International Journal of Recent Technology and Engineering, Volume 2, Issue 2, pp.29-32, May 2013
- A. Maheshwari, S. Luthra, “Low Power Full Adder Circuit Implementation using Transmission Gate” , International Journal of Advanced Research in Computer and Communication Engineering, Volume 4, Issue 7, July 2015, pp. 183-185
- Deepa, V.K. Sampath, “Analysis of Energy Efficient PTL based Full Adders using different Nanometer Technologies”, IEEE Sponsered 2nd International Conference On Electronics And Communication System, 2015
Index Terms
Keywords