Call for Paper - November 2022 Edition
IJCA solicits original research papers for the November 2022 Edition. Last date of manuscript submission is October 20, 2022. Read More

Gain and Bandwidth Enhancement in CMOS Low-Voltage Low-Power Operational Amplifiers

Print
PDF
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Year of Publication: 2019
Authors:
Mohammad Reza Safarian, Ghazal Moradi, Saber Izadpanah Toos
10.5120/ijca2019919671

Mohammad Reza Safarian, Ghazal Moradi and Saber Izadpanah Toos. Gain and Bandwidth Enhancement in CMOS Low-Voltage Low-Power Operational Amplifiers. International Journal of Computer Applications 177(23):8-14, December 2019. BibTeX

@article{10.5120/ijca2019919671,
	author = {Mohammad Reza Safarian and Ghazal Moradi and Saber Izadpanah Toos},
	title = {Gain and Bandwidth Enhancement in CMOS Low-Voltage Low-Power Operational Amplifiers},
	journal = {International Journal of Computer Applications},
	issue_date = {December 2019},
	volume = {177},
	number = {23},
	month = {Dec},
	year = {2019},
	issn = {0975-8887},
	pages = {8-14},
	numpages = {7},
	url = {http://www.ijcaonline.org/archives/volume177/number23/31035-2019919671},
	doi = {10.5120/ijca2019919671},
	publisher = {Foundation of Computer Science (FCS), NY, USA},
	address = {New York, USA}
}

Abstract

In this paper, a low-voltage low-power CMOS operational amplifier using the composite cascode technique is presented. This technique has been employed in the differential input pair and output transistors to enhance the gain of op-amp. Also, indirect compensation is used to improve the frequency response of the op-amp and avoids instability when a large capacitive load at the output of the op-amp must be handled. Two-stage op-amp is designed and simulated in a TSMC 0.18 μm CMOS technology, to evaluate the proposed technique. The sub-threshold region is employed in the design to use the low supply voltage and reduce power consumption effectively. The op-amp operates at a 0.7 V power supply with 891 nW power consumption. The open-loop gain is 90.1 dB, the unity gain-bandwidth (UGBW) is 309 kHz, and the phase margin is 57.6 degree under 15 pF load.

References

  1. M. E. Schlarmann, S. Q. Malik, and R. L. Geiger, “Positive Feedback Gain-Enhancement Techniques for Amplifiers Design,”  IEEE International Symposiums on Circuits and Systems, Vol. 2,  pp. 37-40, 2002.
  2. SU Li, and Qiu Yulin, “Design of a Fully Differential Gain-boosted Folded-Cascode Op Amp with Settling Performance Optimization,” IEEE Conference on Electron Devices and Solid-State Circuits, pp. 441-444, 2005.
  3. S. A. Zabihian, and R. Lotfi, “A Sub-1-V High Gain Single Stage Operational Amplifier,” IEICE Electronics Express, Vol. 5, No.7, pp. 211-216, 2008.
  4. D. J. Comer, D. T. Comer, and R. P. Singh, “A High-gain, Low-power CMOS Op Amp using Composite Cascode Stages,” in Proceedings of the 53rd IEEE International Midwest Symposium on Circuits and Systems, 600–603, 2010.
  5. R. P. Singh, D. J. Comer, T. Waddel, D. T. Comer, and K.  Layton,  “High-gain microwatt composite cascode op amps,” International Journal of Electronics, Vol. 99, No. 9, pp. 1179-1190, 2012.
  6. D. T. Comer, D. J. Comer, and L. Li, “A high-gain complementary metal-oxide semiconductor op amp using composite cascode stages,” International Journal of Electronics, Vol. 97, No. 6, pp. 637-646, 2010.
  7. A. Esmaili, H. Babazadeh, Kh. Hadidi, and A. Khoei, “Bulk Driven Indirect Feedback Compensation Technique for Low-Voltage Applications,” 21st Iranian Conference on Electrical Engineering, pp. 1-5, 2013.
  8. V. Saxena, and R. Baker, “Indirect feedback compensation of CMOS op-amps,” IEEE Workshop on Microelectronics and Electron Devices, pp. 3-4, 2006.
  9. V. Saxena and R. Baker, “Indirect compensation techniques for three-stage CMOS op-amps,” 52nd IEEE International Midwest Symposium on Circuits and Systems, pp. 9-12, 2009.
  10. V. Saxen,a and R. Baker, “Indirect compensation techniques for three-stage fully-differential op-amps,” 53rd IEEE International Midwest Symposium on Circuits and Systems, pp. 588-591, 2010.
  11. V. Saxena, and R. Baker, “Indirect Compensation Technique for Low-Voltage Op-Amps,” in Proceedings of the 3rd Annual Austin Conference on Integrated Systems and Circuits, pp. 1-4, 2008.
  12. K. Ahuja, “An improved frequency compensation technique for CMOS operational amplifiers”, IEEE Journal of Solid-State Circuits, Vol. SC-18, No. 6, pp.629-633, 1983.
  13. G. Palmisano, and G. Palumbo, “A Compensation Strategy for Two-Stage CMOS OPAMS Based on Current Buffer,” IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, Vol. 44, No. 3, pp. 252–262, 1997.
  14. Gh. Moradi, M. R. Alamdar, and S. Izadpanah Toos, “Hybrid Frequency Compensation to Improve Unity-Gain Bandwidth of Low-Voltage Low-Power CMOS Operational Amplifiers,” Majlesi Journal of Telecommunication Devices, Vol. 7, No. 2, pp. 65–72, 2018.
  15. L. Li, “High Gain Low Power Operational Amplifier Design and Compensation Techniques,” Ph.D. Thesis, Brigham Young University, 2007.
  16. A. Soltani, M. Yaghmaie, B. Razeghi,R. Pourandoost, S. Izadpanah Tous, and Abbas Golmakani, “Three stage low noise operational amplifier design for a 0.18 um CMOS process,” 9th International Conference on Electrical Engineering, Computing Science and automatic Control (CCE), 2012 .
  17. Samuel Martin, Vance D. Archer III, David M. Boulin, Michel R. Frei, Kwok K. Ng, and Ran-Hong Yan , “Device Noise in Silicon RF Technologies,” Bell Labs Technical Journal, Summer 1997.
  18. E. Kargaran, M. Sawan, Kh. Mafinezhad, H. Nabovati, “Design of 0.4V, 386nW OTA Using DTMOS Technique for Biomedical Applications,” 55th IEEE International Midwest Symposium on Circuits and Systems, pp. 270–273, 2012.
  19. M. R. Valero, S. Celma, N. Medrano, B. Calvo, and C. Azcona, “An Ultra Low-Power Low-Voltage Class AB CMOS Fully Differential OpAmp,” IEEE International Symposium on Circuits and Systems, pp. 1967-1970, 2012.
  20. A. Tanaka, Z. Qin, H. Yoshizawa, “A 0.5-V 85-nW rail-to-rail operational amplifier with a cross-coupled output stage,”  IEEE 20th International Conference on Electronics, Circuits, and Systems (ICECS), pp. 137-140, 2013.
  21. M. R. Valero Bernal, S. Celma, N. Medrano and B. Calvo, “An ultralow-power low-voltage class-AB fully differential OpAmp for long-life autonomous portable equipment,”  IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 59 , No. 10 , pp. 643-647, 2012.
  22. M. Razzaghpour, and A. Golmakani, “An ultra-low-voltage ultra-low power OTA with improved gain-bandwidth product,” International Conference on microelectronics, pp. 39-42, 2008.
  23. S. A. Zabihian, and R. Lotfi, “Ultra-low-voltage, low-power, high-speed operational amplifiers using body-driven gain-boosting technique,” IEEE International Symposium on Circuits and System, pp. 705- 708, 2007.
  24. Table 2. The Size of transistors, Capacitors, and Reference Current
  25. 
  26. 
  27. proposed
  28. [20]
  29. [21]
  30. [22]
  31. [23]
  32. 
  33. Technology (µm)
  34. 0.18
  35. 0.18
  36. 0.18
  37. 0.18
  38. 0.18
  39. 
  40. Power supply (mV)
  41. 700
  42. 500
  43. 800
  44. 500
  45. 700
  46. 
  47. Power consumption (µW)
  48. 0.891
  49. 0.085
  50. 1.2
  51. 1.02
  52. 82
  53. 
  54. Gain (dB)
  55. 90.1
  56. 101
  57. 51
  58. 88.5
  59. 74.2
  60. 
  61. Phase margin (Degree)
  62. 57.6
  63. 50.59
  64. 60
  65. 66.3
  66. 76.5
  67. 
  68. Unity gain-bandwidth (kHz)
  69. 309
  70. 8.6
  71. 57
  72. 83.88
  73. 25000
  74. 
  75. CMRR (dB)
  76. 100.3@ 10 Hz
  77. 90 @ DC
  78. -----
  79. 133.85
  80. -----
  81. 
  82. PSRR (dB)
  83. 120.6 @ 10 Hz
  84. -----
  85. -----
  86. -----
  87. -----
  88. 
  89. Slew Rate (V/µs)
  90. 0.065
  91. -----
  92. 0.14
  93. 0.052
  94. 13
  95. 
  96. Input referred noise (

Keywords

Low-Voltage, Low-Power, Op-amp, Composite cascode, Indirect compensation, DC gain, Unity gain-bandwidth.